Datenblatt-pdf.com


D78F1142A Schematic ( PDF Datasheet ) - Renesas

Teilenummer D78F1142A
Beschreibung UPD78F1142A
Hersteller Renesas
Logo Renesas Logo 




Gesamt 30 Seiten
D78F1142A Datasheet, Funktion
User’s Manual
78K0R/KE3
16-bit Single-Chip Microcontrollers
μPD78F1142, 78F1142A, 78F1142A(A)
μPD78F1143, 78F1143A, 78F1143A(A)
μPD78F1144, 78F1144A, 78F1144A(A)
μPD78F1145, 78F1145A, 78F1145A(A)
μPD78F1146, 78F1146A, 78F1146A(A)
Document No. U17854EJ9V0UD00 (9th edition)
Date Published September 2009 NS
Printed in Japan
2006






D78F1142A Datasheet, Funktion
How to interpret the register format:
For a bit number enclosed in angle brackets, the bit name is defined as a
reserved word in the RA78K0R, and is defined as an sfr variable using the
#pragma sfr directive in the CC78K0R.
To know details of the 78K0R Series instructions:
Refer to the separate document 78K0R Microcontroller Instructions User’s
Manual (U17792E).
Conventions
Data significance:
Higher digits on the left and lower digits on the right
Active low representations: ××× (overscore over pin and signal name)
Note:
Footnote for item marked with Note in the text
Caution:
Information requiring particular attention
Remark:
Supplementary information
Numerical representations: Binary
...×××× or ××××B
Decimal
...××××
Hexadecimal ...××××H
Related Documents
The related documents indicated in this publication may include preliminary versions.
However, preliminary versions are not marked as such.
Documents Related to Devices
Document Name
78K0R/KE3 User’s Manual
78K0R Microcontroller Instructions User’s Manual
78K0R Microcontroller Self Programming Library Type01 User’s ManualNote
Document No.
This manual
U17792E
U18706E
Note This document is under engineering management. For details, consult an NEC Electronics sales representative.
Documents Related to Development Tools (Software) (User’s Manuals)
Document Name
CC78K0R Ver. 2.00 C Compiler
RA78K0R Ver. 1.20 Assembler Package
SM+ System Simulator
PM+ Ver. 6.30
ID78K0R-QB Ver. 3.20 Integrated Debugger
Operation
Language
Operation
Language
Operation
Operation
Document No.
U18549E
U18548E
U18547E
U18546E
U18601E
U18416E
U17839E
Documents Related to Development Tools (Hardware) (User’s Manuals)
Document Name
QB-MINI2 On-Chip Debug Emulator with Programming Function
QB-78K0RKX3 In-Circuit Emulator
Document No.
U18371E
U17866E
Caution The related documents listed above are subject to change without notice. Be sure to use the latest
version of each document when designing.
6 User’s Manual U17854EJ9V0UD

6 Page









D78F1142A pdf, datenblatt
10.7 Cautions for A/D Converter ..................................................................................................... 328
CHAPTER 11 SERIAL ARRAY UNIT.................................................................................................. 333
11.1 Functions of Serial Array Unit................................................................................................. 333
11.1.1 3-wire serial I/O (CSI00, CSI10) ....................................................................................................333
11.1.2 UART (UART0, UART1, UART3) ..................................................................................................334
11.1.3 Simplified I2C (IIC10) .....................................................................................................................335
11.2 Configuration of Serial Array Unit .......................................................................................... 336
11.3 Registers Controlling Serial Array Unit ................................................................................. 341
11.4 Operation stop mode ............................................................................................................... 363
11.4.1 Stopping the operation by units.....................................................................................................363
11.4.2 Stopping the operation by channels ..............................................................................................364
11.5 Operation of 3-Wire Serial I/O (CSI00, CSI10) Communication ........................................... 366
11.5.1 Master transmission ......................................................................................................................367
11.5.2 Master reception ...........................................................................................................................376
11.5.3 Master transmission/reception ......................................................................................................384
11.5.4 Slave transmission ........................................................................................................................392
11.5.5 Slave reception .............................................................................................................................401
11.5.6 Slave transmission/reception ........................................................................................................407
11.5.7 Calculating transfer clock frequency..............................................................................................416
11.5.8 Procedure for processing errors that occurred during 3-wire serial I/O (CSI00, CSI10)
communication ..............................................................................................................................418
11.6 Operation of UART (UART0, UART1, UART3) Communication ........................................... 419
11.6.1 UART transmission .......................................................................................................................420
11.6.2 UART reception.............................................................................................................................430
11.6.3 LIN transmission ...........................................................................................................................437
11.6.4 LIN reception.................................................................................................................................440
11.6.5 Calculating baud rate ....................................................................................................................445
11.6.6 Procedure for processing errors that occurred during UART (UART0, UART1, UART2, UART3)
communication ..............................................................................................................................449
11.7 Operation of Simplified I2C (IIC10) Communication.............................................................. 450
11.7.1 Address field transmission ............................................................................................................451
11.7.2 Data transmission..........................................................................................................................456
11.7.3 Data reception...............................................................................................................................459
11.7.4 Stop condition generation..............................................................................................................463
11.7.5 Calculating transfer rate ................................................................................................................464
13.7.6 Procedure for processing errors that occurred during simplified I2C (IIC10) communication..........467
11.8 Relationship Between Register Settings and Pins ............................................................... 468
CHAPTER 12 SERIAL INTERFACE IIC0............................................................................................ 473
12.1 Functions of Serial Interface IIC0 ........................................................................................... 473
12.2 Configuration of Serial Interface IIC0 ..................................................................................... 476
12.3 Registers to Controlling Serial Interface IIC0........................................................................ 479
12.4 I2C Bus Mode Functions .......................................................................................................... 491
12.4.1 Pin configuration ...........................................................................................................................491
12.5 I2C Bus Definitions and Control Methods .............................................................................. 492
12.5.1 Start conditions .............................................................................................................................492
12.5.2 Addresses .....................................................................................................................................493
12 User’s Manual U17854EJ9V0UD

12 Page





SeitenGesamt 30 Seiten
PDF Download[ D78F1142A Schematic.PDF ]

Link teilen




Besondere Datenblatt

TeilenummerBeschreibungHersteller
D78F1142AUPD78F1142ARenesas
Renesas

TeilenummerBeschreibungHersteller
CD40175BC

Hex D-Type Flip-Flop / Quad D-Type Flip-Flop.

Fairchild Semiconductor
Fairchild Semiconductor
KTD1146

EPITAXIAL PLANAR NPN TRANSISTOR.

KEC
KEC


www.Datenblatt-PDF.com       |      2020       |      Kontakt     |      Suche