Datenblatt-pdf.com


R5F213G2ANNP Schematic ( PDF Datasheet ) - Renesas

Teilenummer R5F213G2ANNP
Beschreibung MCU
Hersteller Renesas
Logo Renesas Logo 




Gesamt 30 Seiten
R5F213G2ANNP Datasheet, Funktion
R8C/3GA Group
RENESAS MCU
REJ03B0235-0110
Rev.1.10
Sep. 10, 2009
1. Overview
1.1 Features
The R8C/3GA Group of single-chip MCUs incorporates the R8C CPU core, employing sophisticated instructions
for a high level of efficiency. With 1 Mbyte of address space, and it is capable of executing instructions at high
speed. In addition, the CPU core boasts a multiplier for high-speed operation processing.
Power consumption is low, and the supported operating modes allow additional power control. These MCUs are
designed to maximize EMI/EMS performance.
Integration of many peripheral functions, including multifunction timer and serial interface, reduces the number of
system components.
The R8C/3GA Group has data flash (1 KB × 4 blocks) with the background operation (BGO) function.
1.1.1 Applications
Electronic household appliances, office equipment, audio equipment, consumer equipment, etc.
REJ03B0235-0110 Rev.1.10 Sep. 10, 2009
Page 1 of 53






R5F213G2ANNP Datasheet, Funktion
R8C/3GA Group
1. Overview
1.4 Pin Assignment
Figure 1.3 shows Pin Assignment (Top View). Table 1.4 outlines the Pin Name Information by Pin Number.
P1_0/AN8/LVCMP1/KI0(/TRCIOD)
P0_7/AN0/DA1(/TRCIOC)
P0_6/AN1/DA0(/TRCIOD)
P0_2/AN5(/TRCIOA/TRCTRG)
P0_1/AN6(/TRCIOA/TRCTRG)
P4_2/VREF
18 17 16 15 14 13
19 12
20 11
R8C/3GA Group
21 10
22 PWQN0024KC-A
23 (top view)
9
8
24 7
123456
P1_7/IVCMP1/INT1(/TRAIO)
P4_5/ADTRG/INT0(/RXD2/SCL2)
P3_3/IVCMP3/INT3/SCS(/CTS2/RTS2/TRCCLK)
P3_4/IVREF3/SSI(/RXD2/SCL2/TXD2/SDA2/TRCIOC)
P3_5/SCL/SSCK(/CLK2/TRCIOD)
P3_7/SDA/SSO/TRAO(/RXD2/SCL2/TXD2/SDA2)
Figure 1.3
Notes:
1. Can be assigned to the pin in parentheses by a program.
2. Confirm the pin 1 position on the package by referring to the package dimensions.
Pin Assignment (Top View)
REJ03B0235-0110 Rev.1.10 Sep. 10, 2009
Page 6 of 53

6 Page









R5F213G2ANNP pdf, datenblatt
R8C/3GA Group
2. Central Processing Unit (CPU)
2.8.7 Interrupt Enable Flag (I)
The I flag enables maskable interrupts.
Interrupts are disabled when the I flag is set to 0, and are enabled when the I flag is set to 1. The I flag is set to 0
when an interrupt request is acknowledged.
2.8.8 Stack Pointer Select Flag (U)
ISP is selected when the U flag is set to 0; USP is selected when the U flag is set to 1.
The U flag is set to 0 when a hardware interrupt request is acknowledged or the INT instruction of software
interrupt numbers 0 to 31 is executed.
2.8.9 Processor Interrupt Priority Level (IPL)
IPL is 3 bits wide and assigns processor interrupt priority levels from level 0 to level 7.
If a requested interrupt has higher priority than IPL, the interrupt is enabled.
2.8.10 Reserved Bit
If necessary, set to 0. When read, the content is undefined.
REJ03B0235-0110 Rev.1.10 Sep. 10, 2009
Page 12 of 53

12 Page





SeitenGesamt 30 Seiten
PDF Download[ R5F213G2ANNP Schematic.PDF ]

Link teilen




Besondere Datenblatt

TeilenummerBeschreibungHersteller
R5F213G2ANNPMCURenesas
Renesas

TeilenummerBeschreibungHersteller
CD40175BC

Hex D-Type Flip-Flop / Quad D-Type Flip-Flop.

Fairchild Semiconductor
Fairchild Semiconductor
KTD1146

EPITAXIAL PLANAR NPN TRANSISTOR.

KEC
KEC


www.Datenblatt-PDF.com       |      2020       |      Kontakt     |      Suche