Datenblatt-pdf.com


DK2052 Schematic ( PDF Datasheet ) - RF Micro Devices

Teilenummer DK2052
Beschreibung HIGH PERFORMANCE WIDEBAND RF PLL/VCO
Hersteller RF Micro Devices
Logo RF Micro Devices Logo 




Gesamt 30 Seiten
DK2052 Datasheet, Funktion
RF2052
HIGH PERFORMANCE WIDEBAND RF
PLL/VCO WITH INTEGRATED RF MIXER
Package: QFN, 32-Pin, 5mmx5mm
Features
30MHz to 2.5GHz Frequency
Range
Fractional-N Synthesizer
Very Fine Frequency Resolution
1.5Hz for 26MHz Reference
Low Phase Noise VCO
On-Chip Crystal-Sustaining
Circuit With Programmable
Loading Capacitors
High-Linearity RF Mixer
Integrated LO Buffer
Mixer Input IP3 +18dBm
Mixer Bias Adjustable for Low
Power Operation
2.7V to 3.6V Power Supply
Low Current Consumption
55mA to 75mA at 3V
3-Wire Serial Interface
Applications
CATV Head-Ends
Digital TV Up/Down Converters
Digital TV Repeaters
Multi-Dwelling Units
Cellular Repeaters
Frequency Band Shifters
UHF/VHF Radios
Software Defined Radios
Satellite Communications
Super-Heterodyne Radios
BPSK Modulator
VCO
LO
divider
Synth
Frac-N
sequence
generator
Charge
pump
N divider
Phase /
freq
detector
Mixer
Ref
divider
Functional Block Diagram
Product Description
The RF2052 is a low power, high performance, wideband RF frequency conversion
chip with integrated local oscillator (LO) generation and RF mixer. The RF synthe-
sizer includes an integrated fractional-N phase locked loop with voltage controlled
oscillators (VCOs) and dividers to produce a low-phase noise LO signal with a very
fine frequency resolution. The buffered LO output drives the built-in RF mixer which
converts the signal into the required frequency band. The mixer bias current can be
programmed dependent on the required performance and available supply current.
The LO generation blocks have been designed to continuously cover the frequency
range from 300MHz to 2400MHz. The RF mixer is very broad band and operates
from 30MHz to 2500MHz at the input and output, enabling both up and down con-
version. An external crystal of between 10MHz and 52MHz or an external reference
source of between 10MHz and 104MHz can be used with the RF2052 to accom-
modate a variety of reference frequency options.
All on-chip registers are controlled through a simple three-wire serial interface. The
RF2052 is designed for 2.7V to 3.6V operation for compatibility with portable, bat-
tery powered devices. It is available in a plastic 32-pin, 5mmx5mm QFN package.
Optimum Technology Matching® Applied
GaAs HBT
GaAs MESFET
InGaP HBT
SiGe BiCMOS
Si BiCMOS
SiGe HBT
GaAs pHEMT
Si CMOS
Si BJT
GaN HEMT
RF MEMS
LDMOS
DS140110
RF MICRO DEVICES®, RFMD®, Optimum Technology Matching®, Enabling Wireless Connectivity™, PowerStar®, POLARIS™ TOTAL RADIO™ and UltimateBlue™ are trademarks of RFMD, LLC. BLUETOOTH is a trade-
mark owned by Bluetooth SIG, Inc., U.S.A. and licensed for use by RFMD. All other trade names, trademarks and registered trademarks are the property of their respective owners. ©2006, RF Micro Devices, Inc.
7628 Thorndike Road, Greensboro, NC 27409-9421 · For sales or technical
support, contact RFMD at (+1) 336-678-5570 or [email protected].
1 of 37






DK2052 Datasheet, Funktion
RF2052
Typical Performance Characteristics: Synthesizer and VCO - VDD=3V, TA=25°C, as measured on RF2052 evaluation board,
for application schematic see page 34. Phase Detector Frequency=26MHz, Loop Bandwidth=60kHz.
VCO1 With Active Loop Filter
VCO1 With Passive Loop Filter
-60 -60
2000MHz
2000MHz
1000MHz
1000MHz
-80
500MHz
-80
500MHz
-100
-100
-120
-120
-140
-140
-160
1
-60
-80
10 100 1000
Offset Frequency (kHz)
VCO2 With Active Loop Filter
10000
1600MHz
800MHz
400MHz
-160
1
-60
-80
10 100 1000
Offset Frequency (kHz)
VCO2 With Passive Loop Filter
10000
1600MHz
800MHz
400MHz
-100
-100
-120
-120
-140
-140
-160
1
-60
-80
10 100 1000
Offset Frequency (kHz)
VCO3 With Active Loop Filter
10000
1200MHz
600MHz
300MHz
-160
1
-60
-80
10 100 1000
Offset Frequency (kHz)
VCO3 With Passive Loop Filter
10000
1200MHz
600MHz
300MHz
-100
-100
-120
-120
-140
-140
-160
1
10 100 1000
Offset Frequency (kHz)
10000
-160
1
10 100 1000
Offset Frequency (kHz)
10000
6 of 37
7628 Thorndike Road, Greensboro, NC 27409-9421 · For sales or technical
support, contact RFMD at (+1) 336-678-5570 or [email protected].
DS140110

6 Page









DK2052 pdf, datenblatt
RF2052
Phase Detector and Charge Pump
The chip provides a current output to drive an external loop filter. An on-chip operational amplifier can be used to design an
active loop filter or a passive design can be implemented. The maximum charge pump output current is set by the value con-
tained in the P2_CP_DEF field and CP_LO_I.
In the default state (P2_CP_DEF=31 and CP_LO_I=0) the charge pump current (ICPset) is 120uA. If CP_LO_I is set to 1 this
current is reduced to 30uA.
The charge pump current can be altered by changing the value of P2_CP_DEF. The charge pump current is defined as:
ICP= ICPset*CP_DEF / 31
If automatic loop bandwidth correction is enabled the charge pump current is set by the calibration algorithm based upon the
VCO gain. For more information on the VCO gain calibration, which is disabled by default, please refer to the RF205x Calibra-
tion User Guide.
The phase detector will operate with a maximum input frequency of 52MHz.
Note that for high phase detector frequencies, the divider ratio decreases. For N<28 the FLL_FACT register needs to be
changed to 00 from the default value of 01. This is to ensure correct VCO band selection.
Loop Filter
The PLL may be designed to use an active or a passive loop filter as required. The internal configuration of the chip is shown
below. If the CFG1:LF_ACT bit is asserted high, the op-amp will be enabled. If the CFG1:LF_ACT bit is asserted low, the internal
op-amp is disabled and a high impedance is presented to the LFILT1 pin. The RF205x Programming Tool software can assist
with loop filter designs. Because the op-amp is used in an inverting configuration in active mode, when the passive loop filter
mode is selected the phase-detector polarity should be inverted. For active mode, CFG1:PDP=1, for passive mode,
CFG1:PDP = 0.
+1.1V
LF_ACT=TRUE
To VCO Tuning
+
-
LFILT1
LFILT2
LFILT3
The charge pump output voltage compliance range is typically +0.7V to +1.5V. For applications using a passive loop filter VCO
coarse tuning must be performed regularly enough to ensure that the VCO tuning voltage falls within this compliance range at
all temperatures. The active loop filter maintains the charge pump output voltage in the center of the compliance range, and
the op-amp provides a wider VCO tuning voltage range, typical 0V to +2.4V.
12 of 37
7628 Thorndike Road, Greensboro, NC 27409-9421 · For sales or technical
support, contact RFMD at (+1) 336-678-5570 or [email protected].
DS140110

12 Page





SeitenGesamt 30 Seiten
PDF Download[ DK2052 Schematic.PDF ]

Link teilen




Besondere Datenblatt

TeilenummerBeschreibungHersteller
DK2051HIGH PERFORMANCE WIDEBAND RF PLL/VCORF Micro Devices
RF Micro Devices
DK2052HIGH PERFORMANCE WIDEBAND RF PLL/VCORF Micro Devices
RF Micro Devices
DK2053HIGH PERFORMANCE FRACTIONAL-N SYNTHESIZERRF Micro Devices
RF Micro Devices

TeilenummerBeschreibungHersteller
CD40175BC

Hex D-Type Flip-Flop / Quad D-Type Flip-Flop.

Fairchild Semiconductor
Fairchild Semiconductor
KTD1146

EPITAXIAL PLANAR NPN TRANSISTOR.

KEC
KEC


www.Datenblatt-PDF.com       |      2020       |      Kontakt     |      Suche