Datenblatt-pdf.com


W956K6HB Schematic ( PDF Datasheet ) - Winbond

Teilenummer W956K6HB
Beschreibung A/D MUX
Hersteller Winbond
Logo Winbond Logo 




Gesamt 30 Seiten
W956K6HB Datasheet, Funktion
W956K6HB
32Mb Async./Burst/Sync./A/D MUX
TABLE OF CONTENTS
1. GENERAL DESCRIPTION .......................................................................................................... 3
2. FEATURES.................................................................................................................................. 3
3. ORDERING INFORMATION ....................................................................................................... 3
4. PIN CONFIGURATION................................................................................................................ 4
4.1 Ball Assignment .................................................................................................................................. 4
5. PIN DESCRIPTION ..................................................................................................................... 5
5.1 Signal Description............................................................................................................................... 5
6. BLOCK DIAGRAM ...................................................................................................................... 6
7. INSTRUCTION SET .................................................................................................................... 7
7.1 Bus Operation..................................................................................................................................... 7
8. FUNCTIONAL DESCRIPTION .................................................................................................... 8
8.1 Power Up Initialization ........................................................................................................................ 8
8.1.1 Power-Up Initialization Timing ................................................................................................................... 8
8.2 Bus Operating Modes ......................................................................................................................... 8
8.2.1 Asynchronous Modes ................................................................................................................................ 8
8.2.1.1 READ Operation (ADV# LOW)......................................................................................................................... 9
8.2.1.2 WRITE Operation (ADV# LOW) ....................................................................................................................... 9
8.2.2 Burst Mode Operation.............................................................................................................................. 10
8.2.2.1 Burst Mode READ (4-word burst)................................................................................................................... 10
8.2.2.2 Burst Mode WRITE (4-word burst) ................................................................................................................. 11
8.2.2.3 Refresh Collision During Variable-Latency READ Operation ......................................................................... 12
8.2.3 Mixed-Mode Operation ............................................................................................................................ 13
8.2.4 WAIT Operation ....................................................................................................................................... 13
8.2.4.1 Wired-OR WAIT Configuration ....................................................................................................................... 13
8.2.5 LB#/ UB# Operation................................................................................................................................. 14
8.3 Low Power Operation ....................................................................................................................... 14
8.3.1 Standby Mode Operation......................................................................................................................... 14
8.3.2 Temperature Compensated Refresh ....................................................................................................... 14
8.3.3 Partial-Array Refresh ............................................................................................................................... 14
8.3.4 Deep Power-Down Operation.................................................................................................................. 14
8.4 Registers........................................................................................................................................... 15
8.4.1 Access Using CRE .................................................................................................................................. 15
8.4.1.1 Configuration Register WRITE Asynchronous Mode Followed by READ Operation ...................................... 16
8.4.1.2 Configuration Register WRITE Synchronous Mode Followed by READ Operation........................................ 17
8.4.1.3 Register READ Asynchronous Mode Followed by READ ARRAY Operation ................................................. 18
8.4.1.4 Register READ Synchronous Mode Followed by READ ARRAY Operation................................................... 19
8.4.2 Software Access ...................................................................................................................................... 20
8.4.2.1 Load Configuration Register........................................................................................................................... 20
8.4.2.2 Read Configuration Register .......................................................................................................................... 21
8.4.3 Bus Configuration Register...................................................................................................................... 21
8.4.3.1 Bus Configuration Register Definition............................................................................................................. 22
8.4.3.2 Burst Length (BCR[2:0]) Default = Continuous Burst ..................................................................................... 23
8.4.3.3 Burst Wrap (BCR[3]) Default = No Wrap ........................................................................................................ 23
8.4.3.4 Sequence and Burst Length........................................................................................................................... 24
8.4.3.5 Drive Strength (BCR[5:4]) Default = Outputs Use Half-Drive Strength........................................................... 25
8.4.3.6 Table of Drive Strength................................................................................................................................... 25
8.4.3.7 WAIT Configuration. (BCR[8]) ........................................................................................................................ 25
8.4.3.8 WAIT Polarity (BCR[10])................................................................................................................................. 25
8.4.3.9 WAIT Configuration During Burst Operation................................................................................................... 26
8.4.3.10 Latency Counter (BCR[13:11]) Default = Three Clock Latency .................................................................... 26
8.4.3.11 Initial Access Latency (BRC[14]) Default = Variable ..................................................................................... 26
8.4.3.12 Allowed Latency Counter Settings in Variable Latency Mode....................................................................... 26
Publication Release Date: Nov. 07, 2014
Revision: A01-001
-1-






W956K6HB Datasheet, Funktion
6. BLOCK DIAGRAM
A[max:16]
CE#
WE#
OE#
CLK
ADV#
CRE
WAIT
LB#
UB#
Control
Logic
Address Decode
Logic
Refresh Configuration
Register (RCR)
DRAM
Memory
Array
Device ID Register
(DIDR)
Bus Configuration
Register (BCR)
W956K6HB
Input /
Output
MUX
and
Buffers
A/DQ [7:0]
A/DQ [15:8]
Internal
External
Publication Release Date: Nov. 07, 2014
Revision: A01-001
-6-

6 Page









W956K6HB pdf, datenblatt
W956K6HB
The size of a burst can be specified in the BCR either as a fixed length or continuous. Fixed-length bursts consist of 4,
8, 16, or 32 words. Continuous bursts have the ability to start at a specified address and burst to the end of the
address. It goes back to the first address and continues to burst when continuous bursts meet the end of address.
The latency count stored in the BCR defines the number of clock cycles that elapse before the initial data value is
transferred between the processor and ADMUX PSRAM device. The initial latency for READ operations can be
configured as fixed or variable (WRITE operations always use fixed latency). Variable latency allows the ADMUX
PSRAM to be configured for minimum latency at high clock frequencies, but the controller must monitor WAIT to
detect any conflict with refresh cycles.
Fixed latency outputs the first data word after the worst-case access delay, including allowance for refresh collisions.
The initial latency time and clock speed determine the latency count setting. Fixed latency is used when the controller
cannot monitor WAIT. Fixed latency also provides improved performance at lower clock frequencies.
The WAIT output asserts when a burst is initiated, and de-asserts to indicate when data is to be transferred into (or out
of) the memory. WAIT will again be asserted at the boundary of the row, unless wrapping within the burst length. With
wrap off, the ADMUX PSRAM device will restore the previous row’s data and access the next row, WAIT will be de-
asserted, and the burst can continue across the row boundary. If the burst is to terminate at the row boundary, CE#
must go HIGH within 2 clocks of the last data. CE# must go HIGH before any clock edge following the last word of a
defined-length burst WRITE.
The CE# LOW time is limited by refresh considerations. CE# must not stay LOW longer than tCEM. If a burst
suspension will cause CE# to remain LOW for longer than tCEM, CE# should be taken HIGH and the burst restarted
with a new CE# LOW/ADV# LOW cycle.
8.2.2.3 Refresh Collision During Variable-Latency READ Operation
CLK
VIH
VIL
A[max:16]
VIH
VIL
ADV#
VIH
VIL
Valid
Address
CE#
VIH
VIL
OE#
VIH
VIL
WE#
VIH
VIL
LB#/UB#
VIH
VIL
A/DQ[15:0] VIH
VIL
VOH
WAIT VOL
Valid
Address
High-z
VOH
VOL
D0 D1 D2 D3
Additional WAIT satates inserted to allow refresh completion
Undefined
Dont Care
Note:
Non-default BCR settings for refresh collision during variable-latency READ operation: latency code 2 (3 clocks),
WAIT active LOW, WAIT asserted during delay.
- 12 -
Publication Release Date: Nov. 07, 2014
Revision: A01-001

12 Page





SeitenGesamt 30 Seiten
PDF Download[ W956K6HB Schematic.PDF ]

Link teilen




Besondere Datenblatt

TeilenummerBeschreibungHersteller
W956K6HBA/D MUXWinbond
Winbond

TeilenummerBeschreibungHersteller
CD40175BC

Hex D-Type Flip-Flop / Quad D-Type Flip-Flop.

Fairchild Semiconductor
Fairchild Semiconductor
KTD1146

EPITAXIAL PLANAR NPN TRANSISTOR.

KEC
KEC


www.Datenblatt-PDF.com       |      2020       |      Kontakt     |      Suche