|
|
PDF CH7035B Data sheet ( Hoja de datos )
| Número de pieza | CH7035B | |
| Descripción | DVI Transmitter | |
| Fabricantes | Chrontel | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de CH7035B (archivo pdf) en la parte inferior de esta página. Total 8 Páginas | ||
|
No Preview Available !
Chrontel
CH7035B
Brief Datasheet
CH7035B DVI Transmitter
FEATURES
GENERAL DESCRIPTION
• DVI encoder support up to 1080p
The Chrontel CH7035B is specifically designed for
• SPDIF audio interface supports either 16-bit or 20- consumer electronics device and PC markets which
bit stereo data for up to 192kHz/2ch
multiple high definition content display formats are
• Support 2 channel I2S digital audio input for up to required. With its advanced video encoder, flexible
24-bit data stream (32kHz, 44.1kHz, 48kHz, scaling engine and easy-to-configure audio interface, the
88.2kHz, 96kHz, 176.4kHzand 192kHz)
CH7035B satisfies manufactures’ products display
• DDC master for reading EDID
requirements and reduce their costs of development and
• Hot plug detection for DVI
time-to-market.
• On-chip frame buffer supports frame rate conversion
provides the graphic controller the flexibility of The CH7035B’s 24-bit parallel bus accepts a wide range
video timing output
of input data formats from the graphic controller. The
• Advanced scaling engine to upsize/downsize input built-in video port supports 8/12/16/18/24-bit data
•
•
resolution for DVI display up to 1080p
Supports 8/12/16/18/24-bit parallel interface input
for either RGB format (RGB-565, RGB-666 or
RGB-888 and etc.) or YCrCb format (ITU-R 656 or
ITU-R 601). 80/86 MPU interface and DE only
mode are also supported.
Wide range of input resolutions support for up to
interface as well as 80/86 MPU interface. The video
format conversion module is capable of translating digital
RGB-565, RGB-666, RGB-888 or YCrCb (ITU-R 656,
ITU-R 601) signal to the DVI signal, combining with the
audio stream. The device’s video capture block supports
input display resolution for up to 1366x768 which can be
either interlaced or non-interlaced timing.
•
•
•
1366x768 (i.e. 640x480, 720x480, 720x576,
800x600, 1024x600, 1024x768, 1280x800, and etc.)
Image display rotation support at 90/180/270 degree
or flipped in horizontal/vertical position
Pixel clock input frequency support for up to 165
MHz
The CH7035B has incorporated a high speed SDRAM to
help manufactures design their product to achieve
simultaneous LCD and DVI display. A sophisticated
frame rate conversion technology in the device’s scaler
retrieves LCD data from the SDRAM frame buffer, and
increases the native display resolution up to 1080p DVI
IO Supply Voltages from 1.2V to 3.3V and display. Furthermore, the CH7035B provides additional
SPC/SPD Supply Voltages from 1.8V to 3.3V.
image manipulation features including image rotation,
• Programmable power management
which can be implemented through programming internal
• Device fully programmable through serial port or registers.
can automatically load firmware from Chrontel Boot
ROM (CH9904)
• Offered in a 88-pin QFN package
The device supports both SPDIF and 2-channel I²S digital
audio input. Its high fidelity audio decoder engine has
the capability of sampling audio frequency for up to
APPLICATION
192k/2ch. The SPIDF supports PCM encoded data and
compressed audio including Dolby Digital and DTS.
• Mobile Phones / Tablet Devices
• Smartbooks / Ultrabooks
• Digital Cameras
• DVD Players or Recorders
The CH7035B has an image enhancement function that
can fine tune brightness, contrast, hue and saturation
down to the pixel-level.
• Portable Media Players
When the HPD signal is asserted, the CH7035B will
automatically generate an interrupt to the processor. A
build-in DDC port can read the EDID data from DVI
monitor through programming. registers by the processor.
201-1000-029 Rev. 1.1
09/20/2011
1
1 page  
CHRONTEL
Pin #
Type Symbol
68 In XI/FIN
69 In/Out SPDM
72 Out SPCM
80 In VSWING
81 Out IRQ
82 In GCLK
84 In DE/CSB
85 In/out V
86 In/out H/WEB
24, 48, 49,
66, 74, 76,
78
9,60
59,11
10,42
45
23, 46, 73,
77
22, 47, 75,
79
30,41
33,38
N/A
Power
Power
Power
Power
Power
Power
Power
Power
NC
VDDMS
GNDMS
DVDD
DGND
AVDD
AGND
VDDH
VSSH
CH7035B
Description
XI/FIN. However, if an external CMOS clock is attached to XI/FIN,
XO should be left open.
Crystal Input / External Reference Input
A parallel resonance crystal should be attached between this pin and
XO. However, an external 3.3V CMOS compatible clock can drive
the XI/FIN input.
Routed Serial Port Data to CH9904 BOOT ROM
This pin functions as the bi-directional data pin of the serial port to
CH9904 BOOT ROM. This pin will require a pull-up 6.8 KΩ resistor
to the desired voltage level. A pull-low resistor 10K to ground if
unused.
Routed Serial Port Clock Output to CH9904 BOOT ROM
This pin functions as the clock bus of the serial port to CH9904 BOOT
ROM. This pin will require a pull-up 6.8 KΩ resistor to the desired
voltage level. A pull-low resistor 10 KΩ to ground if unused.
VSWING
This pin sets the swing level of the DVI outputs. A 1.2 KW (1 %)
resistor should be connected between this pin and AGND using short
and wide traces.
Programmed Interrupt output.
External Clock Inputs
The input is the clock signal input to the device for use with the H, V,
DE and D[23:0] data.
Data Input Indicator
When the pin is high, the input data is active.
When the pin is low, the input data is blanking.
It is also a CSB signal input of MPU interface
The amplitude will be 0V to VDDIO.
Vertical Sync Input/Output
When the SYO control bit is low, this pin accepts a vertical sync input
for use with the input data. The amplitude will be 0 to VDDIO.
When the SYO control bit is high, the device will output a vertical
sync pulse. The output is driven from the VDDIO supply.
Horizontal Sync Input / Output
When the SYO control bit is low, this pin accepts a horizontal sync
input for use with the input data. The amplitude will be 0 to VDDIO.
When the SYO control bit is high, the device will output a horizontal
sync pulse. The output is driven from the VDDIO supply.
It is also the WEB signal of MPU interface.
Not Connect
These pins should be left open.
SDRAM Power Supply (3.3V)
SDRAM Ground
Digital Power Supply (1.8V)
Digital Ground
Analog Power Supply (3.3V)
Analog Ground
DVI Power Supply (3.3V)
DVI Ground
201-1000-029 Rev. 1.1 09/20/2011
5
5 Page | ||
| Páginas | Total 8 Páginas | |
| PDF Descargar | [ Datasheet CH7035B.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| CH7035B | DVI Transmitter | Chrontel |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |