Datenblatt-pdf.com


GTLP6C816MTC Schematic ( PDF Datasheet ) - Fairchild Semiconductor

Teilenummer GTLP6C816MTC
Beschreibung GTLP-to-TTL 1:6 Clock Driver
Hersteller Fairchild Semiconductor
Logo Fairchild Semiconductor Logo 




Gesamt 7 Seiten
GTLP6C816MTC Datasheet, Funktion
June 1998
Revised October 1998
GTLP6C816
GTLP-to-TTL 1:6 Clock Driver
General Description
The GTLP6C816 is a clock driver that provides TTL to
GTLP signal level translation (and vice versa). The device
provides a high speed interface between cards operating at
TTL logic levels and a backplane operating at GTLP logic
levels. High speed backplane operation is a direct result of
GTLP’s reduced output swing (<1V), reduced input thresh-
old levels and output edge rate control. The edge rate con-
trol minimizes bus settling time. GTLP is a Fairchild
Semiconductor derivative of the Gunning Transceiver logic
(GTL) JEDEC standard JESD8-3.
Fairchild’s GTLP has internal edge-rate control and is pro-
cess, voltage, and temperature (PVT) compensated. Its
function is similar to BTL and GTL but with different output
levels and receiver threshold. GTLP output LOW level is
typically less than 0.5V, the output level HIGH is 1.5V and
the receiver threshold is 1.0V.
Features
s Interface between TTL and GTLP logic levels
s Edge Rate Control to minimize noise on the GTLP port
s Power up/down high impedance for live insertion
s 1:6 fanout clock driver for TTL port
s 1:2 fanout clock driver for GTLP port
s TTL compatible driver and control inputs
s Flow through pinout optimizes PCB layout
s Open drain on GTLP to support wired-or connection
s Recommended Operating Temperature 40°C to +85°C
Ordering Code:
Order Number Package Number Package Description
GTLP6C816MTC MTC24
24-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
Pin Descriptions
Connection Diagram
Pin Names
Description
TTLIN, GTLPIN Clock Inputs (TTL and GTLP respectively)
OEB
Output Enable (Active LOW)
GTLP Port (TTL Levels)
OEA
Output Enable (Active LOW)
TTL Port (TTL Levels)
VCCT.GNDT
VCC
GNDG
TTL Output Supplies (5V)
Internal Circuitry VCC (5V)
OBn GTLP Output Grounds
VREF
OA0–OA5
Voltage Reference Input
TTL Buffered Clock Outputs
OB0–OB1
GTLP Buffered Clock Outputs
© 1998 Fairchild Semiconductor Corporation DS500129.prf
www.fairchildsemi.com






GTLP6C816MTC Datasheet, Funktion
Test Circuit and Timing Waveforms
Test Circuit for A Outputs
Test Circuit for B Outputs
Note A: CL includes probes and jig capacitance.
Note B: For B-Port CL = 30 pF is used for worst case.
Note A: CL includes probes and jig capacitance.
Voltage Waveforms Enable and Disable Times A-Port
Voltage Waveforms Propagation Delay (Vm = VCC/2 for A-Port and 1.0 for B-Port)
www.fairchildsemi.com
6

6 Page







SeitenGesamt 7 Seiten
PDF Download[ GTLP6C816MTC Schematic.PDF ]

Link teilen




Besondere Datenblatt

TeilenummerBeschreibungHersteller
GTLP6C816MTCGTLP-to-TTL 1:6 Clock DriverFairchild Semiconductor
Fairchild Semiconductor

TeilenummerBeschreibungHersteller
CD40175BC

Hex D-Type Flip-Flop / Quad D-Type Flip-Flop.

Fairchild Semiconductor
Fairchild Semiconductor
KTD1146

EPITAXIAL PLANAR NPN TRANSISTOR.

KEC
KEC


www.Datenblatt-PDF.com       |      2020       |      Kontakt     |      Suche