|
|
Teilenummer | A3S56D30FTP |
|
Beschreibung | 256M Double Data Rate Synchronous DRAM | |
Hersteller | Zentel | |
Logo | ||
Gesamt 30 Seiten A3S56D30FTP
A3S56D40FTP
256M Double Data Rate Synchronous DRAM
256Mb DDR SDRAM Specification
A3S56D30FTP
A3S56D40FTP
Zentel Electronics Corp.
Revision 1.3
Apr., 2010
A3S56D30FTP
A3S56D40FTP
256M Double Data Rate Synchronous DRAM
BLOCK DIAGRAM
A3S56D40FTP
DLL
DQ0 - 15
I/O Buffer
UDQS, LDQS
DQS Buffer
Memory
Array
Bank #0
Memory
Array
Bank #1
Memory
Array
Bank #2
Memory
Array
Bank #3
Mode Register
Control Circuitry
Address Buffer
A0-12 BA0,1
Clock Buffer
Control Signal Buffer
/CS /RAS /CAS /WE UDM,
CLK /CLK CKE
LDM
Type Designation Code
This rule is applied to only Synchronous DRAM family.
A 3 S 56 D 4 0 F TP –G4
Speed Grade
G: Green part
5: 200MHz @CL=3.0, 166MHz @CL=2.5, and 133MHz @CL=2.0
5E: 200MHz @CL=3.0/2.5, and 133MHz @CL=2.0
4: 250MHz @CL=3.0/4.0, 200MHz @CL2.5, and 133MHz @CL=2.0
Package Type TP: TSOP(II)
Process Generation
Function Reserved for Future Use
Organization 2 n 4: x16
DDR Synchronous DRAM
Density 56: 256M bits
Interface S:SSTL_2
Memory Style (DRAM)
Zentel DRAM
Revision 1.3
Page 5 / 39
Apr., 2010
6 Page A3S56D30FTP
A3S56D40FTP
256M Double Data Rate Synchronous DRAM
FUNCTION TRUTH TABLE (continued)
Current State /CS /RAS /CAS /WE Address
Command
PRE-
HX
CHARGING L H
X XX
H HX
DESEL
NOP
L H H L BA
TERM
L H L X BA, CA, A10 READ / WRITE
L L H H BA, RA
ACT
L L H L BA, A10
PRE / PREA
L L L HX
REFA
LL
L L Op-Code, Mode- MRS
Add
ROW
ACTIVATING
H
L
L
X
H
H
X XX
H HX
H L BA
DESEL
NOP
TERM
LH
LL
L X BA, CA, A10
H H BA, RA
READ / WRITE
ACT
L L H L BA, A10
PRE / PREA
L L L HX
REFA
LL
L L Op-Code, Mode- MRS
Add
WRITE RE-
COVERING
H
L
L
X
H
H
X XX
H HX
H L BA
DESEL
NOP
TERM
L H L X BA, CA, A10 READ / WRITE
L L H H BA, RA
ACT
L L H L BA, A10
PRE / PREA
L L L HX
REFA
LL
Op-Code, Mode-
L L Add
MRS
Action
NOP (Idle after tRP)
NOP (Idle after tRP)
ILLEGAL
ILLEGAL
ILLEGAL
NOP (Idle after tRP)
ILLEGAL
ILLEGAL
NOP (Row Active after tRCD)
NOP (Row Active after tRCD)
ILLEGAL
ILLEGAL
ILLEGAL
ILLEGAL
ILLEGAL
ILLEGAL
NOP
NOP
ILLEGAL
ILLEGAL
ILLEGAL
ILLEGAL
ILLEGAL
ILLEGAL
Notes
2
2
2
4
2
2
2
2
2
2
2
2
Revision 1.3
Page 11 / 39
Apr., 2010
12 Page | ||
Seiten | Gesamt 30 Seiten | |
PDF Download | [ A3S56D30FTP Schematic.PDF ] |
Teilenummer | Beschreibung | Hersteller |
A3S56D30FTP | 256M Double Data Rate Synchronous DRAM | Zentel |
Teilenummer | Beschreibung | Hersteller |
CD40175BC | Hex D-Type Flip-Flop / Quad D-Type Flip-Flop. |
Fairchild Semiconductor |
KTD1146 | EPITAXIAL PLANAR NPN TRANSISTOR. |
KEC |
www.Datenblatt-PDF.com | 2020 | Kontakt | Suche |