Datenblatt-pdf.com


ACPL-302J Schematic ( PDF Datasheet ) - AVAGO

Teilenummer ACPL-302J
Beschreibung 2.5 Amp Gate Drive Optocoupler
Hersteller AVAGO
Logo AVAGO Logo 




Gesamt 18 Seiten
ACPL-302J Datasheet, Funktion
ACPL-302J
2.5 Amp Gate Drive Optocoupler with Integrated Flyback Controller
for Isolated DC-DC Converter, IGBT DESAT Detection,
Active Miller Clamping, FAULT and UVLO Status Feedback
Data Sheet
Lead (Pb) Free
RoHS 6 fully
compliant
RoHS 6 fully compliant options available;
-xxxE denotes a lead-free product
Description
Avago's ACPL-302J 2.5 Amp Gate Drive Optocoupler
features integrated flyback controller for isolated DC-DC
converter, IGBT desaturation sensing with fault feedback
and soft-shutdown, Under-Voltage LockOut (UVLO) with
feedback and active Miller current clamping. The fast
propagation delay with excellent timing skew perfor-
mance enables excellent timing control and efficiency.
This full feature optocoupler comes in a compact, surface-
mountable SO-16 package for space-savings, is suitable
for driving IGBTs and power MOSFETs used in motor
control and inverter applications.
Functional Diagram
SW VEE2 VCC2
VCC1
COMP
/UVLO
/FAULT
VEE1
OSC
Logic
Control
S
R
Input Driver
UVLO
Output Driver
Over
Current
AN
CA
SSD Control
Miller Control
Figure 1. ACPL-302J Functional Diagram
LED2+
VE
DESAT
VO
SSD/
CLAMP
VEE2
Features
Integrated flyback controller for isolated DC-DC
converter
Regulated Output Voltage: 20 V
Peak output current: 2.5 A max.
Miller Clamp Sinking Current: 1.7 A max.
Wide Input Voltage Range: 8 V to 18 V
Common-Mode Rejection (CMR): > 30 kV/ms at VCM =
1500 V
Propagation delay: 250 ns max.
Integrated fail-safe IGBT protection
– Desat detection, “Soft” IGBT turn-off and Fault
Feedback
– Under Voltage Lock-Out (UVLO) protection with
Feedback
High Noise Immunity
– Miller Current Clamping
– Direct LED input with low input impedance and low
noise sensitivity
– Negative Gate Bias
SO-16 package with 8 mm clearance and creepage
Regulatory approvals:
– UL 1577, CSA
– IEC/EN/DIN EN 60747-5-5
Applications
Isolated IGBT/MOSFET Inverter gate drive
Renewable energy inverters
AC and brushless DC motor drives
Industrial inverters
Uninterruptible Power Supplies (UPS)
CAUTION: It is advised that normal static precautions be taken in handling and assembly
of this component to prevent damage and/or degradation, which may be induced by ESD.






ACPL-302J Datasheet, Funktion
DESAT Fault Detection Blanking Time
After the IGBT is turned on, the DESAT fault detection circuitry must remain disabled for a short time period to allow
the collector voltage to fall below the DESAT threshold. This time period, called the total DESAT blanking time, is con-
trolled by the both internal DESAT blanking time tDESAT(BLANKING) and external blanking time, determined by the internal
charge current, the DESAT voltage threshold, and the external DESAT capacitor.
The total blanking time is calculated in terms of internal blanking time (tDESAT(BLANKING)), external capacitance (CBLANK),
FAULT threshold voltage (VDESAT), and DESAT charge current (ICHG) as
tBLANK = tDESAT(BLANKING) + CBLANK × VDESAT / ICHG
Description of Gate Driver and Miller Clamping
The gate driver is directly controlled by the LED current. When the LED current is driven high, ACPL-302J can then deliver
a 2.5 A sourcing current to drive the IGBT’s gate. When the LED is switched off, the gate driver can provide a 2.5 A sinking
current to quickly switch off the gate. The additional Miller clamping pull-down transistor is activated when the output
voltage reaches about 2 V with respect to VEE2 to provide a low impedance path to the Miller current, as shown in Figure 6.
IF
VO
VGATE
Figure 4. Gate Drive Signal Behavior
Description of Under Voltage Lock Out
Insufficient gate voltage to IGBT can increase turn on resistance of IGBT, resulting in large power loss and IGBT damage
due to high heat dissipation. ACPL-302J monitors the output power supply constantly. When output power supply is
lower than under voltage lockout (UVLO) threshold gate driver output will shut off to protect IGBT from low voltage bias.
During power up, the UVLO feature forces the ACPL‑302J’s output low to prevent an unwanted turn-on at lower voltage.
V CC1
V CC2
LED IF
VO
V CC1_TH
V UVLO-
tUVLO_OFF
V UVLO+
tUVLO_ON
/FAULT
/UVLO
tPHL_UVLO
Figure 5. Circuit Behaviors at Power-up and Power down
tPLH_UVLO
Description of Over-Voltage Protection
If VCC2 is greater than the specified VCC2 OverVoltage Protection Threshold, then the transistor at the SW pin on the
primary side will shut down and the DC/DC flyback conversion will stop.
6

6 Page









ACPL-302J pdf, datenblatt
Electrical Specifications (continued)
Unless otherwise specified, all Minimum/Maximum specifications are at recommended operating conditions, all
voltages at input IC are referenced to VEE1, all voltages at output IC referenced to VEE2. All typical values at TA = 25 °C,
VCC1 = 12 V, VCC2-VEE2 = 20 V, VE-VEE2 = 0 V.
Parameter
Symbol
Min Typ Max Units Test Conditions
Desaturation Protection (Desat voltage VDESAT reference to VE)
Desat Sensing Threshold
VDESAT
6.2 7.0 7.8 V
Desat Charging Current
ICHG
-1.1 -0.9 -0.65 mA VDESAT = 2 V
Desat Discharging Current
IDSCHG
20 53
mA VDESAT = 8 V
VCC2 during fault condition
VCC2(FAULT)
19 V
ICC2 during fault condition
ICC2(FAULT)
11.6 mA VCC2 = 20 V
Internal Desat Blanking Time
tDESAT(BLANKING) 0.3 0.6 1.1 µs
CSSD=10 nF
Desat Sense to 90% SSD Delay tDESAT(90%)
0.6 µs
Desat Sense to 10% SSD Delay tDESAT(10%)
6.0 µs
Desat to Low Level /FAULT
Signal Delay
tDESAT(/FAULT)
7.0 µs
Output Mute Time due to Desat
Time for Input Kept Low
Before Fault Reset to High
tDESAT(MUTE)
tDESAT(RESET)
2.3 3.2
2.3 3.2
ms
ms
Fig. Note
19 10
20
21
24
25
26
27
28
29
Package Characteristics
Parameter
Input-Output Momentary
Withstand Voltage
Resistance (Input-Output)
Capacitance (Input-Output)
Thermal coefficient between
LED and input IC
Thermal coefficient between
LED and output IC
Thermal coefficient between
input IC and output IC
Thermal coefficient between
LED and Ambient
Thermal coefficient between
input IC and Ambient
Thermal coefficient between
output IC and Ambient
Symbol
VISO
RI-O
CI-O
AEI
AEO
AIO
AEA
AIA
AOA
Min. Typ.
5000
Max. Units Test Conditions
VRMS RH < 50%, t = 1 min. TA = 25 °C
1014
1.3
35.4
Ω
pF
°C/W
VI-O = 500 VDC
f = 1 MHz
33.1 °C/W
25.6 °C/W
176.1
°C/W
92 °C/W
76.7 °C/W
Note
30, 31,
32
32
32
12

12 Page





SeitenGesamt 18 Seiten
PDF Download[ ACPL-302J Schematic.PDF ]

Link teilen




Besondere Datenblatt

TeilenummerBeschreibungHersteller
ACPL-302J2.5 Amp Gate Drive OptocouplerAVAGO
AVAGO
ACPL-302J-000E2.5 Amp Gate Drive OptocouplerAVAGO
AVAGO
ACPL-302J-500E2.5 Amp Gate Drive OptocouplerAVAGO
AVAGO

TeilenummerBeschreibungHersteller
CD40175BC

Hex D-Type Flip-Flop / Quad D-Type Flip-Flop.

Fairchild Semiconductor
Fairchild Semiconductor
KTD1146

EPITAXIAL PLANAR NPN TRANSISTOR.

KEC
KEC


www.Datenblatt-PDF.com       |      2020       |      Kontakt     |      Suche