Datenblatt-pdf.com


GD25Q128 Schematic ( PDF Datasheet ) - ELM

Teilenummer GD25Q128
Beschreibung Uniform sector dual and quad serial flash
Hersteller ELM
Logo ELM Logo 




Gesamt 43 Seiten
GD25Q128 Datasheet, Funktion
GD25Q128
DATASHEET
43 - 1
Rev.1.1
Free Datasheet http://www.Datasheet4U.com






GD25Q128 Datasheet, Funktion
DUunaifloGarmnDdS2Qe5ucaQtodr1S2e8riBalxFIlaGsxh Uniform sector dual and quad seGriDal25flQas1h28B
BLOCK DIAGRAM
WP#(IO2)
Write Control
Logic
HOLD#(IO3)
SCLK
CS#
SI(IO0)
SO(IO1)
SPI
Command &
Control Logic
Status
Register
High Voltage
Generators
Flash
Memory
Page Address
Latch/Counter
Column Decode And
256-Byte Page Buffer
Byte Address
Latch/Counter
463 - 6
Rev.1.1
Free Datasheet http://www.Datasheet4U.com

6 Page









GD25Q128 pdf, datenblatt
UnifGorDm2S5eQcto1r28BxIGx Uniform sector dual and quad serial flash
Dual and Quad Serial Flash
GD25Q128B
QE bit
The Quad Enable (QE) bit is a non-volatile Read/Write bit in the Status Register that allows Quad operation. When
the QE bit is set to 0 (Default) the WP# pin and HOLD# pin are enable. When the QE pin is set to 1, the Quad IO2 and IO3
pins are enabled. (The QE bit should never be set to 1 during standard SPI or Dual SPI operation if the WP# or HOLD#
pins are tied directly to the power supply or ground)
LB bit
The LB bit is non-volatile One Time Program (OTP) bit in Status Register (S10) that provides the write protect control
and status to the Security Registers. The default state of LB is 0, the security registers are unlocked. The LB bit can be set
to 1 individually using the Write Register instruction. The LB bit is One Time Programmable, once its set to 1, the Security
Registers will become read-only permanently.
CMP bit
The CMP bit is a non-volatile Read/Write bit in the Status Register (S14). It is used in conjunction the BP4-BP0 bits to
provide more flexibility for the array protection. Please see the Status registers Memory Protection table for details. The
default setting is CMP=0.
SUS bit
The SUS bit are read only bit in the status register (S15) that are set to 1 after executing an Erase/Program Suspend
(75H) command. The SUS bit are cleared to 0 by Erase/Program Resume (7AH) command as well as a power-down,
power-up cycle.
431-2 12
Rev.1.1
Free Datasheet http://www.Datasheet4U.com

12 Page





SeitenGesamt 43 Seiten
PDF Download[ GD25Q128 Schematic.PDF ]

Link teilen




Besondere Datenblatt

TeilenummerBeschreibungHersteller
GD25Q128Uniform sector dual and quad serial flashELM
ELM
GD25Q128BUniform sector dual and quad serial flashELM
ELM
GD25Q128BDual and Quad Serial FlashGigaDevice
GigaDevice
GD25Q128BxIGxUniform sector dual and quad serial flashELM
ELM
GD25Q128C3.3V Uniform Sector Dual and Quad Serial FlashELM
ELM

TeilenummerBeschreibungHersteller
CD40175BC

Hex D-Type Flip-Flop / Quad D-Type Flip-Flop.

Fairchild Semiconductor
Fairchild Semiconductor
KTD1146

EPITAXIAL PLANAR NPN TRANSISTOR.

KEC
KEC


www.Datenblatt-PDF.com       |      2020       |      Kontakt     |      Suche