Datenblatt-pdf.com


GS8170LW72C-200 Schematic ( PDF Datasheet ) - GSI Technology

Teilenummer GS8170LW72C-200
Beschreibung (GS8170LW36C / GS8170LW72C) Late Write SigmaRAM
Hersteller GSI Technology
Logo GSI Technology Logo 




Gesamt 27 Seiten
GS8170LW72C-200 Datasheet, Funktion
GS8170LW36/72C-333/300/250/200
209-Bump BGA
Commercial Temp
Industrial Temp
18Mb Σ1x1Lp CMOS I/O
Late Write SigmaRAM™
200 MHz–333 MHz
1.8 V VDD
1.8 V I/O
Features
• Late Write mode, Pipelined Read mode
• JEDEC-standard SigmaRAMpinout and package
• 1.8 V +150/–100 mV core power supply
• 1.8 V CMOS Interface
• ZQ controlled user-selectable output drive strength
• Dual Cycle Deselect
• Burst Read and Write option
• Fully coherent read and write pipelines
• Echo Clock outputs track data output drivers
• Byte write operation (9-bit bytes)
• 2 user-programmable chip enable inputs
• IEEE 1149.1 JTAG-compliant Serial Boundary Scan
• 209-bump, 14 mm x 22 mm, 1 mm bump pitch BGA package
• Pin-compatible with future 36Mb, 72Mb, and 144Mb
devices
Functional Description
SigmaRAM Family Overview
GS8170LW36/72 SigmaRAMs are built in compliance with
the SigmaRAM pinout standard for synchronous SRAMs.
They are 18,874,368-bit (18Mb) SRAMs. This family of wide,
very low voltage CMOS I/O SRAMs is designed to operate at
the speeds needed to implement economical high performance
networking systems.
ΣRAMs are offered in a number of configurations including
Late Write, Double Late Write, and Double Data Rate (DDR).
The logical differences between the protocols employed by
these RAMs mainly involve various approaches to write
cueing and data transfer rates. The ΣRAMfamily standard
allows a user to implement the interface protocol best suited to
the task at hand.
Bottom View
209-Bump, 14 mm x 22 mm BGA
1 mm Bump Pitch, 11 x 19 Bump Array
Becausewww.DataSheet.co.kr SigmaRAMs are synchronous devices, address data
inputs and read/write control inputs are captured on the rising
edge of the input clock. Write cycles are internally self-timed
and initiated by the rising edge of the clock input. This feature
eliminates complex off-chip write pulse generation required by
asynchronous SRAMs and simplifies input signal timing.
ΣRAMs support pipelined reads utilizing a rising-edge-
triggered output register. They also utilize a Dual Cycle
Deselect (DCD) output deselect protocol.
ΣRAMs are implemented with high performance CMOS
technology and are packaged in a 209-bump BGA.
Parameter Synopsis
Key Fast Bin Specs
Symbol
Cycle Time
tKHKH
Access Time
tKHQV
- 333
3.0 ns
1.6 ns
Rev: 2.03 1/2005
1/27
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
© 2002, GSI Technology, Inc.
Datasheet pdf - http://www.DataSheet4U.net/






GS8170LW72C-200 Datasheet, Funktion
GS8170LW36/72C-333/300/250/200
Byte Write Control
The Byte Write Enable inputs (Bx) determine which bytes will be written. Any combination of Byte Write Enable control pins,
including all or none, may be activated. A Write Cycle with no Byte Write inputs active is a write abort cycle.
Example of x36 Byte Write Truth Table
Function
Read
Write Byte A
Write Byte B
Write Byte C
Write Byte D
Write all Bytes
Write Abort
W Ba Bb Bc Bd
HX X X X
LL H H H
LH L H H
LH H L H
LH H H L
LL L L L
LH H H H
CK
Address
ADV
E1
Ba
Bb
DQA0–DQA8
DQB0–DQB8
CQ
Two Byte Write Control Example with Late Write SigmaRAM
Write A
Write B
Write C
Non-Write
Write D
A
B
C
www.DataSheet.co.kr
D
Write E
E
D(A)
D(A)
D(B)
D(C)
D(D)
D(E)
D(E)
Rev: 2.03 1/2005
6/27
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
© 2002, GSI Technology, Inc.
Datasheet pdf - http://www.DataSheet4U.net/

6 Page









GS8170LW72C-200 pdf, datenblatt
GS8170LW36/72C-333/300/250/200
Common I/O State Diagram
X,F,0,X or X,X,1,X
0,T,0,1
Bank
Deselect
1,T,0,X
0,T,0,0
X,F,0,X
Deselect
0,T,0,1
0,T,0,0
1,T,0,X or X,X,1,X
1,T,0,X
X,F,0,X
Read
0,T,0,0
0,T,0,1
1,T,0,X
Write
X,F,0,X
0,T,0,1
X,X,1,X
www.DataSheet.co.kr
X,X,1,X
0,T,0,0
1,T,0,X
X,F,0,X
0,T,0,1
Read
Continue
0,T,0,0 0,T,0,1
0,T,0,0
Write
Continue
1,T,0,X
X,F,0,X
X,X,1,X
X,X,1,X
Key
Input Command Code
Clock (CK)
n
n+1 n+2 n+3
ƒ Transition
Current State (n)
Next State (n + 1)
Command
ƒƒƒƒ
Current State
Next State
Current State & Next State Definition for Read/Write Control State Diagram
Notes:
1. The notation “X,X,X,X” controlling the state transitions above indicate the states of inputs E1, E, ADV, and W respectively.
2. If (E2 = EP2 and E3 = EP3) then E = “T” else E = “F”.
3. “1” = input “high”; “0” = input “low”; “X” = input “don’t care”; “T” = input “true”; “F” = input “false”.
Rev: 2.03 1/2005
12/27
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
© 2002, GSI Technology, Inc.
Datasheet pdf - http://www.DataSheet4U.net/

12 Page





SeitenGesamt 27 Seiten
PDF Download[ GS8170LW72C-200 Schematic.PDF ]

Link teilen




Besondere Datenblatt

TeilenummerBeschreibungHersteller
GS8170LW72C-200(GS8170LW36C / GS8170LW72C) Late Write SigmaRAMGSI Technology
GSI Technology

TeilenummerBeschreibungHersteller
CD40175BC

Hex D-Type Flip-Flop / Quad D-Type Flip-Flop.

Fairchild Semiconductor
Fairchild Semiconductor
KTD1146

EPITAXIAL PLANAR NPN TRANSISTOR.

KEC
KEC


www.Datenblatt-PDF.com       |      2020       |      Kontakt     |      Suche