|
|
Teilenummer | A020BL01 |
|
Beschreibung | LCD Module | |
Hersteller | AUO | |
Logo | ||
Gesamt 30 Seiten Doc. version : 0.7
Tota l pa ges : 32
Date
: Aug. 23, 2004
Product Specifications
2.0〞 COLOR LTPS TFT-LCD MODULE
MODEL NAME: A02 0BL0 1
www.DataSheet.co.kr
<◆ >Preliminary Specifications
< > Final Specifications
Note: The content of the
specifications is subject to
change.
© 2004 AU Optronics
All Rights Reserved,
Datasheet pdf - http:/
26 V5
27 V6
28 V7
29 V8
30 FRP
C Power setting capacitor
C Power setting capacitor
C Power setting capacitor
C Power setting capacitor
O VCOM driving signal
31 VGL
32 VGH
33 VCOM
C Power setting capacitor
C Power setting capacitor
I Common voltage
I: Input; O: Output; P: Power; C: Capacitor.
Version :
Page :
0.7
4/ 32
Note 2
Note1: For pin sequence arrangement and scan direction, please refer to the figure as
b e l o w:
Note 2: 3-wire serial control interface is operational afterwww.DataSheet.co.kr VCC power on reset, but execution
of programmed commands is synchronized at front edge of next VSYNC pulse.
Note 3: FRP is the output of Vcom driver. It is the same phase and amplitude with
common electrode driving signal (Vcom). The Vcom amplitude and DC level
setting can be adjusted through serial control. External Vcom DC adjustment is
also achievable. Please refer to the application note for details.
2. Absolute maximum ratings
Item
Symbol
Condition
Power voltage
Operating
temperature
Storage
temperature
VCC
Topa
Tstg
GND=0
-
-
Min.
-0.5
0
-25
Max.
5
60
80
Unit
V
℃
℃
Remark
Ambient temperature
Ambient temperature
ALL RIGHTS STRICTLY RESERVED. ANY PORTION OF THIS PAPER SHALL NOT BE REPRODUCED, COPIED, OR
TRANSFORMED TO ANY OTHER FORMS WITHOUT PERMISSION FROM AU OPTRONICS CORP.
Datasheet pdf - http://www.DataSheet4U.net/
6 Page Version :
Page :
0.7
10/ 32
c - 2. UPS052 (352 mode/PAL/27MHz) timing specifications (refer to Fig. 3, Fig. 4)
Parameter
Symbol
Min.
Typ.
Max.
Unit.
DCLK Frequency
Period
HSYNC
Display period
Blanking
1/tDCLK
tH
thdisp
thblk
27
1728
1408
241
MHz
t DCL K
tDCLK
tDCLK
VSYNC
Pulse width
Period
Display period
Blanking
Pulse width
thsw
tV
t vdisp
t vbp
tvsw
1
312.5
288
24
1
tDCLK
tH
tH
tH
tDCLK
Remark
d - 1. UPS052 (360 mode/NTSC/27MHz) timing specifications (refer to Fig. 3, Fig. 4)
Parameter
Symbol
Min.
Typ.
Max.
Unit.
Remark
DCLK Frequency
Period
HSYNC
Display period
Blanking
1/tDCLK
tH
thdisp
thblk
27
1716
1440
241
MHz
t DCL K
t DCL K
tDCLK
Pulse width
thsw
1 tDCLK
VSYNC
Period
Display period
Blanking
Pulse width
tV
t vdisp
tvblk
tvsw
262.5
240
www.DataSheet.co.kr
21
1
tH
tH
tH
tDCLK
d - 2. UPS052 (360 mode/PAL/27MHz) timing specifications (refer to Fig. 3, Fig. 4)
Parameter
Symbol
Min.
Typ.
Max.
Unit.
DCLK Frequency
Period
HSYNC
Display period
Blanking
1/tDCLK
tH
thdisp
thblk
27
1728
1440
241
MHz
t DCL K
tDCLK
tDCLK
VSYNC
Pulse width
Period
Display period
Blanking
Pulse width
thsw
tV
t vdisp
t vbp
tvsw
1
312.5
288
24
1
tDCLK
tH
tH
tH
tDCLK
Remark
ALL RIGHTS STRICTLY RESERVED. ANY PORTION OF THIS PAPER SHALL NOT BE REPRODUCED, COPIED, OR
TRANSFORMED TO ANY OTHER FORMS WITHOUT PERMISSION FROM AU OPTRONICS CORP.
Datasheet pdf - http://www.DataSheet4U.net/
12 Page | ||
Seiten | Gesamt 30 Seiten | |
PDF Download | [ A020BL01 Schematic.PDF ] |
Teilenummer | Beschreibung | Hersteller |
A020BL01 | LCD Module | AUO |
Teilenummer | Beschreibung | Hersteller |
CD40175BC | Hex D-Type Flip-Flop / Quad D-Type Flip-Flop. |
Fairchild Semiconductor |
KTD1146 | EPITAXIAL PLANAR NPN TRANSISTOR. |
KEC |
www.Datenblatt-PDF.com | 2020 | Kontakt | Suche |