Datenblatt-pdf.com


AD9643 Schematic ( PDF Datasheet ) - Analog Devices

Teilenummer AD9643
Beschreibung 1.8 V Dual Analog-to-Digital Converter
Hersteller Analog Devices
Logo Analog Devices Logo 




Gesamt 30 Seiten
AD9643 Datasheet, Funktion
Data Sheet
14-Bit, 170 MSPS/210 MSPS/250 MSPS, 1.8 V
Dual Analog-to-Digital Converter (ADC)
AD9643
FEATURES
SNR = 70.6 dBFS at 185 MHz AIN and 250 MSPS
SFDR = 85 dBc at 185 MHz AIN and 250 MSPS
−151.6 dBFS/Hz input noise at 185 MHz, −1 dBFS AIN and
250 MSPS
Total power consumption: 785 mW at 250 MSPS
1.8 V supply voltages
LVDS (ANSI-644 levels) outputs
Integer 1-to-8 input clock divider (625 MHz maximum input)
Sample rates of up to 250 MSPS
IF sampling frequencies of up to 400 MHz
Internal ADC voltage reference
Flexible analog input range
1.4 V p-p to 2.0 V p-p (1.75 V p-p nominal)
ADC clock duty cycle stabilizer
95 dB channel isolation/crosstalk
Serial port control
Energy saving power-down modes
APPLICATIONS
Communications
Diversity radio systems
Multimode digital receivers (3G)
TD-SCDMA, WiMax, WCDMA, CDMA2000, GSM, EDGE, LTE
I/Q demodulation systems
Smart antenna systems
General-purpose software radios
Ultrasound equipment
Broadband data applications
GENERAL DESCRIPTION
The AD9643 is a dual, 14-bit analog-to-digital converter (ADC)
with sampling speeds of up to 250 MSPS. The AD9643 is designed
to support communications applications, where low cost, small
size, wide bandwidth, and versatility are desired.
The dual ADC cores feature a multistage, differential pipelined
architecture with integrated output error correction logic. Each
ADC features wide bandwidth inputs supporting a variety of
user-selectable input ranges. An integrated voltage reference
eases design considerations. A duty cycle stabilizer is provided
to compensate for variations in the ADC clock duty cycle,
allowing the converters to maintain excellent performance.
The ADC output data is routed directly to the two external
14-bit LVDS output ports and formatted as either interleaved or
channel multiplexed.
Flexible power-down options allow significant power savings,
when desired.
FUNCTIONAL BLOCK DIAGRAM
AVDD
AGND
DRVDD
VIN+A
VIN–A
VCM
VIN+B
VIN–B
PIPELINE
14-BIT 14
ADC
AD9643
PARALLEL
DDR LVDS
PIPELINE
14-BIT 14
ADC
AND
DRIVERS
REFERENCE
SERIAL PORT
1 TO 8
CLOCK
DIVIDER
D0±.
.
...
D13±
DCO±
OR±
OEB
PDWN
NOTES
SCLK SDIO CSB
CLK+ CLK– SYNC
1. THE D0± TO D13± PINS REPRESENT BOTH THE CHANNEL A
AND CHANNEL B LVDS OUTPUT DATA.
Figure 1.
Programming for setup and control are accomplished using a
3-wire SPI-compatible serial interface.
The AD9643 is available in a 64-lead LFCSP and is specified over
the industrial temperature range of −40°C to +85°C. This
product is protected by a U.S. patent.
PRODUCT HIGHLIGHTS
1. Integrated dual, 14-bit, 170 MSPS/210 MSPS/250 MSPS ADCs.
2. Operation from a single 1.8 V supply and a separate digital
output driver supply accommodating LVDS outputs.
3. Proprietary differential input maintains excellent SNR
performance for input frequencies of up to 400 MHz.
4. SYNC input allows synchronization of multiple devices.
5. 3-pin, 1.8 V SPI port for register programming and register
readback.
6. Pin compatibility with the AD9613, allowing a simple
migration down from 14 bits to 12 bits. This part is also pin
compatible with the AD6649 and the AD6643.
Rev. E
Document Feedback
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other
rights of third parties that may result from its use. Specifications subject to change without notice. No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarksandregisteredtrademarksarethepropertyoftheirrespectiveowners.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700 ©2011–2014 Analog Devices, Inc. All rights reserved.
Technical Support
www.analog.com






AD9643 Datasheet, Funktion
AD9643
Data Sheet
ADC AC SPECIFICATIONS
AVDD = 1.8 V, DRVDD = 1.8 V, maximum sample rate, VIN = −1.0 dBFS differential input, 1.75 V p-p full-scale input range, unless
otherwise noted.
Table 2.
Parameter 1
SIGNAL-TO-NOISE-RATIO (SNR)
fIN = 30 MHz
fIN = 90 MHz
fIN = 140 MHz
fIN = 185 MHz
fIN = 220 MHz
SIGNAL-TO-NOISE AND DISTORTION
(SINAD)
fIN = 30 MHz
fIN = 90 MHz
fIN = 140 MHz
fIN = 185 MHz
fIN = 220 MHz
EFFECTIVE NUMBER OF BITS (ENOB)
fIN = 30 MHz
fIN = 90 MHz
fIN = 140 MHz
fIN = 185 MHz
fIN = 220 MHz
WORST SECOND OR THIRD HARMONIC
fIN = 30 MHz
fIN = 90 MHz
fIN = 140 MHz
fIN = 185 MHz
fIN = 220 MHz
SPURIOUS-FREE DYNAMIC RANGE (SFDR)
fIN = 30 MHz
fIN = 90 MHz
fIN = 140 MHz
fIN = 185 MHz
fIN = 220 MHz
WORST OTHER (HARMONIC OR SPUR)
fIN = 30 MHz
fIN = 90 MHz
fIN = 140 MHz
fIN = 185 MHz
fIN = 220 MHz
AD9643-170
Temperature Min Typ Max
25°C 72.6
25°C 72.2
Full 70.8
25°C 71.8
25°C 71.2
Full
25°C 70.7
AD9643-210
Min Typ Max
72.6
72.2
70.6
71.3
70.6
69.9
AD9643-250
Min Typ Max
72.0
71.6
71.2
70.6
68.8
69.9
Unit
dBFS
dBFS
dBFS
dBFS
dBFS
dBFS
dBFS
25°C 71.6
25°C 71.1
Full 70.4
25°C 70.5
25°C 69.6
Full
25°C 69.1
71.5
71.2
69.9
70.1
69.2
68.1
70.9
70.5
69.9
69.4
67.5
68.8
dBFS
dBFS
dBFS
dBFS
dBFS
dBFS
dBFS
25°C 11.6 11.6 11.5 Bits
25°C 11.5 11.5 11.4 Bits
25°C 11.4 11.4 11.3 Bits
25°C 11.3 11.2 11.2 Bits
25°C 11.2 11.0 11.1 Bits
25°C −95 −90 −90 dBc
25°C −92 −90 −88 dBc
Full −78 −80
dBc
25°C −88 −88 −86 dBc
25°C −83 −87 −85 dBc
Full −80 dBc
25°C −83 −85 −85 dBc
25°C 95
25°C 92
Full 78
25°C 88
25°C 83
Full
25°C 83
90
90
80
88
87
85
90
88
86
85
80
85
dBc
dBc
dBc
dBc
dBc
dBc
dBc
25°C −98 −95 −94 dBc
25°C −97 −95 −93 dBc
Full −78 −80
dBc
25°C −97 −93 −92 dBc
25°C −96 −92 −92 dBc
Full −80 dBc
25°C −94 −90 −88 dBc
Rev. E | Page 4 of 36

6 Page









AD9643 pdf, datenblatt
AD9643
Timing Diagrams
VIN
CLK+
CLK–
DCO–
DCO+
PARALLEL INTERLEAVED
D0±
(LSB)
.
CHANNEL A AND .
CHANNEL B .
D13±
(MSB)
Data Sheet
N–1
tCH
tA
N
N+1
tCLK
N+2
N+3
N+4
N+5
tDCO
tSKEW
tPD
CH A CH B
N – 10 N – 10
CH A
N–9
CH B
N–9
CH A
N–8
CH B
N–8
CH A
N–7
CH B
N–7
CH A
N–6
CH A CH B
N – 10 N – 10
CH A
N–9
CH B
N–9
CH A
N–8
CH B
N–8
CH A
N–7
CH B
N–7
CH A
N–6
CHANNEL MULTIPLEXED D0±/D1±
(EVEN/ODD) MODE (LSB)
.
CHANNEL A
.
.
D12±/D13±
(MSB)
CHANNEL MULTIPLEXED D0±/D1±
(EVEN/ODD) MODE (LSB)
.
CHANNEL B ..
D12±/D13±
(MSB)
CLK+
SYNC
CH A0 CH A1
N – 10 N – 10
CH A0
N–9
CH A1
N–9
CH A0 CH A1
N–8 N–8
CH A0
N–7
CH A1
N–7
CH A0
N–6
CH A12 CH A13 CH A12 CH A13 CH A12 CH A13 CH A12 CH A13 CH A12
N – 10 N – 10 N – 9
N–9
N–8
N–8
N–7
N–7
N–6
CH B0 CH B1
N – 10 N – 10
CH B0
N–9
CH B1
N–9
CH B0 CH B1
N–8 N–8
CH B0
N–7
CH B1
N–7
CH B0
N–6
CH B12 CH B13 CH B12 CH B13 CH B12 CH B13 CH B12 CH B13 CH B12
N – 10 N – 10 N – 9
N–9
N–8
N–8
N–7
N–7
N–6
Figure 2. LVDS Modes for Data Output Timing
tSSYNC
tHSYNC
Figure 3. SYNC Timing Inputs
Rev. E | Page 10 of 36

12 Page





SeitenGesamt 30 Seiten
PDF Download[ AD9643 Schematic.PDF ]

Link teilen




Besondere Datenblatt

TeilenummerBeschreibungHersteller
AD9640Dual Analog-to-Digital ConverterAnalog Devices
Analog Devices
AD96411.8V Serial Output Analog-to-Digital ConverterAnalog Devices
Analog Devices
AD96421.8 V Analog-to-Digital ConverterAnalog Devices
Analog Devices
AD96431.8 V Dual Analog-to-Digital ConverterAnalog Devices
Analog Devices
AD96441.8V Dual Serial Output Analog-to-Digital ConverterAnalog Devices
Analog Devices

TeilenummerBeschreibungHersteller
CD40175BC

Hex D-Type Flip-Flop / Quad D-Type Flip-Flop.

Fairchild Semiconductor
Fairchild Semiconductor
KTD1146

EPITAXIAL PLANAR NPN TRANSISTOR.

KEC
KEC


www.Datenblatt-PDF.com       |      2020       |      Kontakt     |      Suche