|
|
PDF ADG5412 Data sheet ( Hoja de datos )
| Número de pieza | ADG5412 | |
| Descripción | (ADG5412 / ADG5413) Quad SPST Switches | |
| Fabricantes | Analog Devices | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de ADG5412 (archivo pdf) en la parte inferior de esta página. Total 20 Páginas | ||
|
No Preview Available !
DataSheet.in
FEATURES
Latch-up proof
8 kV human body model (HBM) ESD rating
Low on resistance (<10 Ω)
±9 V to ±22 V dual-supply operation
9 V to 40 V single-supply operation
48 V supply maximum ratings
Fully specified at ±15 V, ±20 V, +12 V, and +36 V
VSS to VDD analog signal range
APPLICATIONS
Relay replacement
Automatic test equipment
Data acquisition
Instrumentation
Avionics
Audio and video switching
Communication systems
GENERAL DESCRIPTION
The ADG5412/ADG5413 contain four independent single-
pole/single-throw (SPST) switches. The ADG5412 switches
turn on with Logic 1. The ADG5413 has two switches with
digital control logic similar to that of the ADG5412; however,
the logic is inverted on the other two switches. Each switch
conducts equally well in both directions when on, and each
switch has an input signal range that extends to the supplies.
In the off condition, signal levels up to the supplies are blocked.
The ADG5412 and ADG5413 do not have a VL pin. The digital
inputs are compatible with 3 V logic inputs over the full
operating supply range.
The on-resistance profile is very flat over the full analog input
range, which ensures good linearity and low distortion when
switching audio signals. High switching speed also makes the
devices suitable for video signal switching. The ADG5413
High Voltage Latch-Up Proof,
Quad SPST Switches
ADG5412/ADG5413
FUNCTIONAL BLOCK DIAGRAMS
S1
IN1
D1
IN2
ADG5412
IN3
S2
D2
S3
D3
S4
IN4
D4
S1
IN1
D1
IN2
ADG5413
IN3
S2
D2
S3
D3
S4
IN4
D4
SWITCHES SHOWN FOR A LOGIC 1 INPUT.
Figure 1.
exhibits break-before-make switching action for use in
multiplexer applications.
PRODUCT HIGHLIGHTS
1. Trench isolation guards against latch-up. A dielectric trench
separates the P and N channel transistors thereby preventing
latch-up even under severe overvoltage conditions.
2. Low RON.
3. Dual-supply operation. For applications where the analog
signal is bipolar, the ADG5412/ADG5413 can be operated
from dual supplies up to ±22 V.
4. Single-supply operation. For applications where the analog
signal is unipolar, the ADG5412/ADG5413 can be operated
from a single rail power supply up to 40 V.
5. 3 V logic compatible digital inputs: VINH = 2.0 V, VINL = 0.8 V.
6. No VL logic power supply required.
Rev. 0
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other
rights of third parties that may result from its use. Specifications subject to change without notice. No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarksandregisteredtrademarksarethepropertyoftheirrespectiveowners.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700
www.analog.com
Fax: 781.461.3113
©2010 Analog Devices, Inc. All rights reserved.
1 page  
DataSheet.in
ADG5412/ADG5413
Parameter
Total Harmonic Distortion + Noise
−3 dB Bandwidth
Insertion Loss
CS (Off )
CD (Off )
CD (On), CS (On)
POWER REQUIREMENTS
IDD
ISS
VDD/VSS
25°C
0.007
160
−0.6
17
17
60
50
70
0.001
−40°C to +85°C
−40°C to +125°C
110
±9/±22
Unit
% typ
MHz typ
dB typ
pF typ
pF typ
pF typ
μA typ
μA max
μA typ
V min/V max
Test Conditions/Comments
RL = 1 kΩ, 20 V p-p, f = 20 Hz to
20 kHz; see Figure 28
RL = 50 Ω, CL = 5 pF;
see Figure 29
RL = 50 Ω, CL = 5 pF, f = 1 MHz;
see Figure 29
VS = 0 V, f = 1 MHz
VS = 0 V, f = 1 MHz
VS = 0 V, f = 1 MHz
VDD = +22 V, VSS = −22 V
Digital inputs = 0 V or VDD
Digital inputs = 0 V or VDD
GND = 0 V
1 Guaranteed by design; not subject to production test.
12 V SINGLE SUPPLY
VDD = 12 V ± 10%, VSS = 0 V, GND = 0 V, unless otherwise noted.
Table 3.
Parameter
ANALOG SWITCH
Analog Signal Range
On Resistance, RON
On-Resistance Match Between Channels,
∆RON
On-Resistance Flatness, RFLAT (ON)
LEAKAGE CURRENTS
Source Off Leakage, IS (Off )
Drain Off Leakage, ID (Off )
Channel On Leakage, ID (On), IS (On)
DIGITAL INPUTS
Input High Voltage, VINH
Input Low Voltage, VINL
Input Current, IINL or IINH
Digital Input Capacitance, CIN
DYNAMIC CHARACTERISTICS1
tON
tOFF
25°C −40°C to +85°C −40°C to +125°C Unit
19
22 27
0.4
0.8 1
4.4
5.5 6.5
0 V to VDD
31
1.2
7.5
V
Ω typ
Ω max
Ω typ
Ω max
Ω typ
Ω max
±0.05
±0.25 ±0.75
±0.05
±0.25 ±0.75
±0.1
±0.4 ±2
±3.5
±3.5
±12
nA typ
nA max
nA typ
nA max
nA typ
nA max
0.002
2.5
2.0 V min
0.8 V max
μA typ
±0.1 μA max
pF typ
225
296 358
150
187 222
403
247
ns typ
ns max
ns typ
ns max
Test Conditions/Comments
VS = 0 V to 10 V, IS = −10 mA;
see Figure 24
VDD = 10.8 V, VSS = 0 V
VS = 0 V to 10 V, IS = −10 mA
VS = 0 V to 10 V, IS = −10 mA
VDD = 13.2 V, VSS = 0 V
VS = 1 V/10 V, VD = 10 V/1 V;
see Figure 27
VS = 1 V/10 V, VD = 10 V/1 V;
see Figure 27
VS = VD = 1 V/10 V; see
Figure 23
VIN = VGND or VDD
RL = 300 Ω, CL = 35 pF
VS = 8 V; see Figure 31
RL = 300 Ω, CL = 35 pF
VS = 8 V; see Figure 31
Rev. 0 | Page 5 of 20
5 Page 
DataSheet.in
30
VDD = 12V
VSS = 0V
25
20
15
10
TA = +125°C
TA = +85°C
TA = +25°C
TA = –40°C
5
0
0 2 4 6 8 10 12
VS, VD (V)
Figure 10. RON as a Function of VS (VD) for Different Temperatures,
12 V Single Supply
16
14
12 TA = +125°C
10 TA = +85°C
8 TA = +25°C
6 TA = –40°C
4
2
VDD = 36V
VSS = 0V
0
0 5 10 15 20 25 30 35 40
VS, VD (V)
Figure 11. RON as a Function of VS (VD) for Different Temperatures,
36 V Single Supply
0.8
VDD = +15V
VSS = –15V
VBIAS = +10V/–10V
0.6
0.4
0.2
ID, IS (ON) + +
ID, IS (ON) – –
IS (OFF) + –
0
–0.2
–0.4
0
ID (OFF) – +
IS (OFF) – +
ID (OFF) + –
25 50 75 100 125
TEMPERATURE (°C)
Figure 12. Leakage Currents vs. Temperature, ±15 V Dual Supply
ADG5412/ADG5413
0.8
VDD = +20V
VSS = –20V
0.6 VBIAS = +15V/–15V
0.4
0.2
0
ID, IS (ON) + +
ID, IS (ON) – –
IS (OFF) + –
ID (OFF) – +
–0.2
IS (OFF) – +
–0.4
ID (OFF) + –
–0.6
0
25 50 75 100 125
TEMPERATURE (°C)
Figure 13. Leakage Currents vs. Temperature, ±20 V Dual Supply
0.6
VDD = 12V
VSS = 0V
VBIAS = 1V/10V
0.4
0.2
ID, IS (ON) + +
ID, IS (ON) – –
IS (OFF) + –
ID (OFF) – +
0
–0.2
0
ID (OFF) + –
IS (OFF) – +
25 50 75 100 125
TEMPERATURE (°C)
Figure 14. Leakage Currents vs. Temperature, 12 V Single Supply
0.8
VDD = 36V
VSS = 0V
0.6 VBIAS = 1V/30V
0.4
0.2
ID, IS (ON) + +
ID, IS (ON) – –
ID (OFF) – +
0
IS (OFF) + –
–0.2
IS (OFF) – +
–0.4 ID (OFF) + –
–0.6
0
25 50 75 100 125
TEMPERATURE (°C)
Figure 15. Leakage Currents vs. Temperature, 36 V Single Supply
Rev. 0 | Page 11 of 20
11 Page | ||
| Páginas | Total 20 Páginas | |
| PDF Descargar | [ Datasheet ADG5412.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| ADG5412 | (ADG5412 / ADG5413) Quad SPST Switches | Analog Devices |
| ADG5412BF | Quad SPST Switches | Analog Devices |
| ADG5412F | Quad SPST Switches | Analog Devices |
| ADG5413 | (ADG5412 / ADG5413) Quad SPST Switches | Analog Devices |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |