Datenblatt-pdf.com


CAT34TS02 Schematic ( PDF Datasheet ) - ON Semiconductor

Teilenummer CAT34TS02
Beschreibung Digital Output Temperature Sensor
Hersteller ON Semiconductor
Logo ON Semiconductor Logo 




Gesamt 21 Seiten
CAT34TS02 Datasheet, Funktion
CAT34TS02
Digital Output Temperature
Sensor with On-board SPD
EEPROM
Description
The CAT34TS02 combines a JC42.4 compliant Temperature Sensor
(TS) with 2−Kb of Serial Presence Detect (SPD) EEPROM.
The TS measures temperature at least 10 times every second.
Temperature readings can be retrieved by the host via the serial
interface, and are compared to high, low and critical trigger limits
stored into internal registers. Over or under limit conditions can be
signaled on the open−drain EVENT pin.
The integrated 2−Kb SPD EEPROM is internally organized as 16
pages of 16 bytes each, for a total of 256 bytes. It features a page write
buffer and supports both the Standard (100 kHz) as well as Fast
(400 kHz) I2C protocol.
Write operations to the lower half memory can be inhibited via
software commands. The CAT34TS02 features Permanent, as well as
Reversible Software Write Protection, as defined for DDR3 DIMMs.
Features
JEDEC JC42.4 Compliant Temperature Sensor
Temperature Range: −20°C to +125°C
DDR3 DIMM Compliant SPD EEPROM
Supply Range: 3.3 V ± 10%
I2C / SMBus Interface
Schmitt Triggers and Noise Suppression Filters on SCL and SDA
Inputs
Low Power CMOS Technology
2 x 3 x 0.75 mm TDFN Package and 2 x 3 x 0.5 mm UDFN Package
These Devices are Pb−Free and are RoHS Compliant
VCC
SCL
A2, A1, A0
SDA
CAT34TS02
EVENT
VSS
Figure 1. Functional Symbol
http://onsemi.com
TDFN−8
VP2 SUFFIX
CASE 511AK
UDFN−8
HU4 SUFFIX
CASE 517AZ
PIN CONFIGURATION
A0 1
A1
A2
VSS
VCC
EVENT
SCL
SDA
(Top View)
For the location of Pin 1, please consult the
corresponding package drawing.
MARKING DIAGRAM
TDFN−8
GTX
ALL
YM
G
TSU
ALL
YM
G
UDFN−8
GTX, TSU = Specific Device Code
A = Assembly Location Code
LL = Assembly Lot Number (Last Two Digits)
Y = Production Year (Last Digit)
M = Production Month (1 − 9, O, N, D)
G = Pb−Free Package
PIN FUNCTIONS
Pin Name
A0, A1, A2
SDA
SCL
Function
Device Address Input
Serial Data Input/Output
Serial Clock Input
EVENT
Open−drain Event Output
VCC
VSS
DAP
Power Supply
Ground
Backside Exposed DAP at VSS
ORDERING INFORMATION
See detailed ordering and shipping information in the package
dimensions section on page 21 of this data sheet.
© Semiconductor Components Industries, LLC, 2014
June, 2014 − Rev. 12
1
Publication Order Number:
CAT34TS02/D






CAT34TS02 Datasheet, Funktion
CAT34TS02
TYPICAL PERFORMANCE CHARACTERISTICS
(VCC = 3.3 V, TA = −20°C to +125°C, unless otherwise specified.)
3.0 3.0
2.6 2.5
2.0
2.2
1.5
1.8 UP
1.0
DN
1.4 0.5
1.0
−25
0
25 50 75 100 125
TAMB (°C)
Figure 14. TS POR Threshold Voltage (Rev. B)
0
−25
0
25 50 75 100 125
TAMB (°C)
Figure 15. TS POR Threshold Voltage (Rev. C)
2.0
1.8
1.6
1.4
1.2
1.0
−25
0
25 50 75 100 125
TAMB (°C)
Figure 16. SPD POR Threshold Voltage (Rev. B)
40
3.0
2.5
2.0
1.5
UP
1.0
DN
0.5
0
−25 0
25 50 75 100 125
TAMB (°C)
Figure 17. SPD POR Threshold Voltage (Rev. C)
40
35 35
30 30
25
20
−25
0
25 50 75 100 125
TAMB (°C)
Figure 18. SMBus SCL Clock Low Timeout
(Rev. B)
25
20
−25
0
25 50 75 100 125
TAMB (°C)
Figure 19. SMBus SCL Clock Low Timeout
(Rev. C)
http://onsemi.com
6

6 Page









CAT34TS02 pdf, datenblatt
CAT34TS02
Table 7. RSWP D.C. OPERATION CONDITION
Symbol
Parameter
DVHV
IHVD
VHV
A0 Overdrive (VHV − VCC)
A0 High Voltage Detector Current
A0 Very High Voltage
Test Conditions
1.7 V < VCC < 3.6 V
Min Max Units
4.8 V
0.1 mA
7 10 V
Table 8. SWP COMMANDS
Control Pin Levels
(Note 11)
Flag State
(Note 12)
Slave Address
b7 to
ACK
Action
A2
A1
A0 PSWP RSWP b4 b3 b2 b1 b0
?
ACK
?
Data
Byte
ACK
?
Write
Cycle
A2 A1 A0
Set
PSWP
A2
A1
A0
A2 A1 A0
1
0
0
X
X
X
A2 A1 A0
X
No
A2 A1 A0
0
Yes X Yes
X
Yes Yes
A2 A1 A0
1
Yes
GND GND VHV
1
X
0 0 1 X No
Set
RSWP
GND
GND
GND
GND
VHV
VHV
0
0
1 0 0 1 X No
0110
0 0 0 1 0 Yes X Yes X Yes Yes
GND GND VHV
0
0
0 0 1 1 Yes
Clear
RSWP
GND
GND
GND
VCC
VCC
VCC
VHV
VHV
VHV
1
0
0
X
X
X
0 1 1 X No
0 1 1 0 Yes X Yes X Yes Yes
0 1 1 1 Yes
11. Here A2, A1 and A0 are either at VCC or GND for PSWP operations.
12. 1 stands for ‘Set’, 0 stands for ‘Not Set’, X stands for ‘don’t care’.
S
T
BUS ACTIVITY: A
MASTER R
T
SLAVE
ADDRESS
BYTE
ADDRESS
DATA
S
T
O
P
SDA LINE S
XXXX XXXX X XXXXXXX P
SLAVE
AA
CC
KK
X = Don’t Care
Figure 31. Software Write Protect (Write)
AN
C or O
KA
C
K
BUS ACTIVITY:
MASTER
S
T
A
R
T
SDA LINE S
SLAVE
ADDRESS
S
T
O
P
P
SLAVE
AN
C or O
KA
C
K
Figure 32. Software Write Protect (Read)
http://onsemi.com
12

12 Page





SeitenGesamt 21 Seiten
PDF Download[ CAT34TS02 Schematic.PDF ]

Link teilen




Besondere Datenblatt

TeilenummerBeschreibungHersteller
CAT34TS001.8V Digital Temperature SensorON Semiconductor
ON Semiconductor
CAT34TS02Digital Output Temperature SensorON Semiconductor
ON Semiconductor
CAT34TS04Digital Output Temperature SensorON Semiconductor
ON Semiconductor

TeilenummerBeschreibungHersteller
CD40175BC

Hex D-Type Flip-Flop / Quad D-Type Flip-Flop.

Fairchild Semiconductor
Fairchild Semiconductor
KTD1146

EPITAXIAL PLANAR NPN TRANSISTOR.

KEC
KEC


www.Datenblatt-PDF.com       |      2020       |      Kontakt     |      Suche