EBE20RE4ABFA Datasheet PDF - Elpida Memory
| Part Number | EBE20RE4ABFA | |
| Description | 2GB Registered DDR2 SDRAM DIMM | |
| Manufacturers | Elpida Memory | |
| Logo |  |
|
|
There is a preview and EBE20RE4ABFA download ( pdf file ) link at the bottom of this page. Total 29 Pages | ||
Preview 1 page No Preview Available !
DATA SHEET
www.DataSheet4U.com
2GB Registered DDR2 SDRAM DIMM
EBE20RE4ABFA (256M words × 72 bits, 1 Rank)
Specifications
• Density: 2GB
• Organization
256M words × 72 bits, 1 rank
• Mounting 18 pieces of 1G bits DDR2 SDRAM sealed
in FBGA
• Package: 240-pin socket type dual in line memory
module (DIMM)
PCB height: 30.0mm
Lead pitch: 1.0mm
Lead-free (RoHS compliant)
• Power supply: VDD = 1.8V ± 0.1V
• Data rate: 667Mbps/533Mbps/400Mbps (max.)
• Eight internal banks for concurrent operation
(components)
• Interface: SSTL_18
• Burst lengths (BL): 4, 8
• /CAS Latency (CL): 3, 4, 5
• Precharge: auto precharge option for each burst
access
• Refresh: auto-refresh, self-refresh
• Refresh cycles: 8192 cycles/64ms
Average refresh period
7.8µs at 0°C ≤ TC ≤ +85°C
3.9µs at +85°C < TC ≤ +95°C
• Operating case temperature range
TC = 0°C to +95°C
Features
• Double-data-rate architecture; two data transfers per
clock cycle
• The high-speed data transfer is realized by the 4 bits
prefetch pipelined architecture
• Bi-directional differential data strobe (DQS and /DQS)
is transmitted/received with data for capturing data at
the receiver
• DQS is edge-aligned with data for READs; center-
aligned with data for WRITEs
• Differential clock inputs (CK and /CK)
• DLL aligns DQ and DQS transitions with CK
transitions
• Commands entered on each positive CK edge; data
referenced to both edges of DQS
• Posted /CAS by programmable additive latency for
better command and data bus efficiency
• Off-Chip-Driver Impedance Adjustment and On-Die-
Termination for better signal quality
• /DQS can be disabled for single-ended Data Strobe
operation
• 1 piece of PLL clock driver, 2 pieces of register driver
and 1 piece of serial EEPROM (2K bits EEPROM) for
Presence Detect (PD)
Document No. E0873E40 (Ver. 4.0)
Date Published December 2007 (K) Japan
Printed in Japan
URL: http://www.elpida.com
Elpida Memory, Inc. 2006-2007
|
| |
 
EBE20RE4ABFA
Serial PD Matrix
www.DataSheet4U.com
Byte No.
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
Function described
Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0 Hex value Comments
Number of bytes utilized by module
manufacturer
1
0
0
0
0
0
0
0
80H
Total number of bytes in serial PD
device
0 0 0 0 1 0 0 0 08H
Memory type
0 0 0 0 1 0 0 0 08H
128 bytes
256 bytes
DDR2 SDRAM
Number of row address
0 0 0 0 1 1 1 0 0EH
14
Number of column address
0 0 0 0 1 0 1 1 0BH
11
Number of DIMM ranks
0 1 1 0 0 0 0 0 60H
1
Module data width
0 1 0 0 1 0 0 0 48H
72
Module data width continuation
0 0 0 0 0 0 0 0 00H
0
Voltage interface level of this assembly 0 0 0 0 0 1 0 1 05H
DDR SDRAM cycle time, CL = 5
-6E
0 0 1 1 0 0 0 0 30H
-5C 0 0 1 1 1 1 0 1 3DH
-4A 0 1 0 1 0 0 0 0 50H
SDRAM access from clock (tAC)
-6E
-5C
0 1 0 0 0 1 0 1 45H
0 1 0 1 0 0 0 0 50H
-4A 0 1 1 0 0 0 0 0 60H
SSTL 1.8V
3.0ns*1
3.75ns*1
5.0ns*1
0.45ns*1
0.5ns*1
0.6ns*1
DIMM configuration type
0 0 0 0 0 0 1 0 02H
ECC
Refresh rate/type
1 0 0 0 0 0 1 0 82H
7.8µs
Primary SDRAM width
0 0 0 0 0 1 0 0 04H
×4
Error checking SDRAM width
0 0 0 0 0 1 0 0 04H
×4
Reserved
0 0 0 0 0 0 0 0 00H
SDRAM device attributes:
Burst length supported
0 0 0 0 1 1 0 0 0CH
SDRAM device attributes: Number of
banks on SDRAM device
0
0
0
0
1
0
0
0
08H
SDRAM device attributes:
/CAS latency
0 0 1 1 1 0 0 0 38H
DIMM Mechanical Characteristics
0 0 0 0 0 0 0 1 01H
0
4,8
8
3, 4, 5
4.00mm max.
DIMM type information
0 0 0 0 0 0 0 1 01H
Registered
SDRAM module attributes
0 0 0 0 0 0 0 0 00H
Normal
SDRAM device attributes: General 0 0 0 0 0 0 1 1 03H
Minimum clock cycle time at CL = 4
-6E, -5C
0
0
1
1
1
1
0
1
3DH
-4A 0 1 0 1 0 0 0 0 50H
Maximum data access time (tAC) from
clock at CL = 4
0 1 0 1 0 0 0 0 50H
-6E, -5C
-4A 0 1 1 0 0 0 0 0 60H
Minimum clock cycle time at CL = 3 0 1 0 1 0 0 0 0 50H
Maximum data access time (tAC) from
clock at CL = 3
0
1
1
0
0
0
0
0
60H
Minimum row precharge time (tRP) 0 0 1 1 1 1 0 0 3CH
Minimum
(tRRD)
row
active
to
row
active
delay
0
0
0
1
1
1
1
0
1EH
Minimum /RAS to /CAS delay (tRCD) 0 0 1 1 1 1 0 0 3CH
Weak Driver
50Ω ODT Support
3.75ns*1
5.0ns*1
0.5ns*1
0.6ns*1
5.0ns*1
0.6ns*1
15ns
7.5ns
15ns
Data Sheet E0873E40 (Ver. 4.0)
5
Preview 5 Page |
Part DetailsOn this page, you can learn information such as the schematic, equivalent, pinout, replacement, circuit, and manual for EBE20RE4ABFA electronic component. |
| Information | Total 29 Pages | |
| Link URL | [ Copy URL to Clipboard ] | |
| Download | [ EBE20RE4ABFA.PDF Datasheet ] | |
Share Link :
Electronic Components Distributor
|
An electronic components distributor is a company that sources, stocks, and sells electronic components to manufacturers, engineers, and hobbyists. |
| SparkFun Electronics | Allied Electronics | DigiKey Electronics | Arrow Electronics |
| Mouser Electronics | Adafruit | Newark | Chip One Stop |
Featured Datasheets
| Part Number | Description | MFRS |
| EBE20RE4ABFA | The function is 2GB Registered DDR2 SDRAM DIMM. Elpida Memory | |
Semiconductors commonly used in industry:
1N4148 |
BAW56 |
1N5400 |
NE555 | | ||
Quick jump to:
EBE2
1N4
2N2
2SA
2SC
74H
BC
HCF
IRF
KA | ||