|
|
Teilenummer | DS16EV5110A |
|
Beschreibung | Video Equalizer | |
Hersteller | National Semiconductor Corporation | |
Logo | ||
Gesamt 20 Seiten DS16EV5110A
April 6, 2009
www.DataSheet4U.com
Video Equalizer (3D+C) for DVI, HDMI Source/Repeater/
Sink Applications
General Description
The DS16EV5110A is a multi-channel equalizer optimized for
video cable extension Source/Repeater/Sink Applications. It
operates between 250Mbps and 2.25Gbps with common ap-
plications at 1.65Gbps and 2.25Gbps (per data channel). It
contains three Transition-Minimized Differential Signaling
(TMDS) data channels and one clock channel as specified for
DVI and HDMI interfaces. It provides compensation for skin-
effect and dielectric losses, a common phenomenon when
transmitting video on commercially available high definition
video cables.
The inputs conform to DVI and HDMI requirements and fea-
tures programmable levels of input equalization. The pro-
grammable levels of equalization provide optimal signal boost
and reduces inter-symbol interference. Eight levels of boost
are selectable via a pin interface or by the optional System
Management Bus.
The clock channel is optimized for clock rates of up to 225
MHz and features a signal detect circuit. To maximize noise
immunity, the DS16EV5110A features a signal detector with
programmable thresholds. The threshold is adjustable
through a System Management Bus (SMBus) interface.
The DS16EV5110A may be used in Source Applications, Sink
Applications, or as a Repeater.
The DS16EV5110A also provides support for system power
management via output enable controls. Additional controls
are provided via the SMBus enabling customization and op-
timization for specific applications requirements. These con-
trols include programmable features such as output ampli-
tude and boost controls as well as system level diagnostics.
The DS16EV5110A is a pin-for-pin replacement to the
DS16EV5110. It features an enhanced CML output that
presents a high impedance when powered down.
Features
■ 8 levels of equalization settable by 3 pins or through the
SMBus interface
■ DC-Coupled inputs and outputs
■ Optimized for operation from 250 Mbps to 2.25 Gbps in
support of UXGA, 480 I/P, 720 I/P, 1080 I, and 1080 P with
8, 10, and 12–bit Color Depth Resolutions
■ Two DS16EV5110A devices support DVI/HDMI Dual Link
■ DVI 1.0, and HDMI 1.3a Compatible TMDS Interface
■ Clock channel signal detect (LOS)
■ Enable for power savings standby mode
■ System Management Bus (SMBus) provides control of
boost, output amplitude, enable, and clock channel signal
detect threshold
■ Low power consumption: 475mW (Typical)
■ 0.13 UI total jitter at 1.65 Gbps including cable
■ Single 3.3V power supply
■ Small 7mm x 7mm, 48-pin leadless LLP package
■ -40°C to +85°C operating temperature range
■ Extends TMDS cable reach over:
1. > 40 meters 24 AWG DVI Cable (1.65Gbps)
2. > 20 meters 28 AWG DVI Cable (1.65Gbps)
3. > 20 meters Cat5/Cat5e/Cat6 cables (1.65Gbps)
4. > 20 meters 28 AWG HDMI cables (2.25Gbps)
Applications
■ HDMI / DVI Cable Extenders
■ HDMI / DVI Switches
■ Projectors
■ High Definition Displays
Typical Application
© 2009 National Semiconductor Corporation 300646
30064653
www.national.com
Electrical Characteristics — System Management Bus Intewrwfaw.cDeataS(Nheoetets4U2.,c3o)m
Over recommended operating supply and temperature ranges unless other specified.
Symbol
Parameter
Conditions
Min Typ Max Units
System Bus Interface — DC Specifications
VIL
VIH
IPULLUP
Data, Clock Input Low Voltage
Data, Clock Input High Voltage
Current through pull-up resistor or VOL = 0.4V
current source
0.8 V
2.8
VDD
V
10 mA
VDD Nominal Bus Voltage
ILEAK-Bus
Input Leakage per bus segment
ILEAK-Pin
Input Leakage per device pin
CI Capacitance for SDA and SDC
RTERM
Termination Resistance
System Bus Interface Timing Specification
(Note 9)
(Notes 9, 10)
VDD3.3, (Notes 9, 10, 11)
3.0
—200
—15
1000
3.6
+200
10
V
µA
µA
pF
Ω
FSMB
Bus Operating Frequency
(Note 12)
10 100 kHz
TBUF
Bus Free Time Between Stop and
Start Condition
4.7 µs
TSU:CS
Minimum time between SMB_CS (Note 5)
being active and start condition
30
ns
TH:CS
Minimum time between stop
(Note 5)
condition and releasing SMB_CS
100
ns
THD:STA
Hold Time After (Repeated) Start At IPULLUP, Max
Condition. First CLK generated
after this period.
4.0
µs
TSU:STA
Repeated Start Condition Setup
Time
4.7 µs
TSU:STO Stop Condition Setup Time
4.0 µs
THD:DAT Data Hold Time
300 ns
TSU:DAT
Data Setup Time
250 ns
TTIMEOUT
TLOW
THIGH
TLOW:SEXT
Detect Clock Low Timeout
Clock Low Period
Clock High Period
Cumulative Clock Low Extend
Time (Slave Device)
(Note 12)
(Note 12)
(Note 12)
25 35 ms
4.7 µs
4.0 50 µs
2 ms
tF Clock/Data Fall Time
(Note 12)
tR Clock/Data Rise Time (Note 12)
tPOR Time in which a device must be (Note 12)
operational after power-on reset
300
1000
500
ns
ns
ms
Note 9: Recommended value. Parameter not tested in production.
Note 10: Recommended maximum capacitance load per bus segment is 400pF.
Note 11: Maximum termination voltage should be identical to the device supply voltage.
Note 12: Compliant to SMBus 2.0 physical layer specification. See System Management Bus (SMBus) Specification Version 2.0, section 3.1.1 SMBus common
AC specifications for details.
www.national.com
6
6 Page Application Information
The DS16EV5110A is used to recondition DVI/HDMI video
signals or differential signals with similar characteristics for
signal loss and degradation due to transmission through a
length of shielded or unshielded cable. The DS16EV5110A
maybe used on the Source or Sink side of the application or
as a Repeater (Sink and Source).
In the Source Side application the DS16EV5110A is located
near the Serializer and conditiwonwswth.DeastiganSahlefeort4loUs.cseosmdue to
internal cabling or FR4 losses (backplane). The signal is then
re-driven at full amplitude and reduced jitter over the external
cable interconnect.
FIGURE 5. DS16EV5110A Source-Side Application
In the Sink Side application the DS16EV5110A is located next
to the Deserializer and post-conditions the signal for losses
incurred over the cable interconnect.
30064654
FIGURE 6. DS16EV5110A Sink-Side Application
30064639
The DS16EV5110A may be used in repeater type application
as shown in Figure 7 . The cable on the output of the repeater
tends to be shorter and may be a dongle type application. The
input of the repeater recovers the signal after transmission
over a long cable interconnect.
www.national.com
30064624
FIGURE 7. DS16EV5110A Repeater Application with CAT 5 Cable
12
12 Page | ||
Seiten | Gesamt 20 Seiten | |
PDF Download | [ DS16EV5110A Schematic.PDF ] |
Teilenummer | Beschreibung | Hersteller |
DS16EV5110 | DS16EV5110 Video Equalizer (3D+C) for DVI HDMI Sink-Side Applications (Rev. M) | Texas Instruments |
DS16EV5110 | Video Equalizer | National Semiconductor |
DS16EV5110A | Video Equalizer (3D+C) for DVI HDMI Source/Repeater/Sink Applications (Rev. C) | Texas Instruments |
DS16EV5110A | Video Equalizer | National Semiconductor Corporation |
Teilenummer | Beschreibung | Hersteller |
CD40175BC | Hex D-Type Flip-Flop / Quad D-Type Flip-Flop. |
Fairchild Semiconductor |
KTD1146 | EPITAXIAL PLANAR NPN TRANSISTOR. |
KEC |
www.Datenblatt-PDF.com | 2020 | Kontakt | Suche |