Datenblatt-pdf.com


AD6655 Schematic ( PDF Datasheet ) - Analog Devices

Teilenummer AD6655
Beschreibung IF Diversity Receiver
Hersteller Analog Devices
Logo Analog Devices Logo 




Gesamt 30 Seiten
AD6655 Datasheet, Funktion
FEATURES
SNR = 74.5 dBc (75.5 dBFS) in a 32.7 MHz BW at
70 MHz @ 150 MSPS
SFDR = 80 dBc to 70 MHz @ 150 MSPS
1.8 V analog supply operation
1.8 V to 3.3 V CMOS output supply or 1.8 V LVDS
output supply
Integer 1-to-8 input clock divider
Integrated dual-channel ADC
Sample rates up to 150 MSPS
IF sampling frequencies to 450 MHz
Internal ADC voltage reference
Integrated ADC sample-and-hold inputs
Flexible analog input range: 1 V p-p to 2 V p-p
ADC clock duty cycle stabilizer
95 dB channel isolation/crosstalk
Integrated wideband digital downconverter (DDC)
32-bit complex, numerically controlled oscillator (NCO)
Decimating half-band filter and FIR filter
Supports real and complex output modes
Fast attack/threshold detect bits
Composite signal monitor
Energy-saving power-down modes
IF Diversity Receiver
AD6655
APPLICATIONS
Communications
Diversity radio systems
Multimode digital receivers (3G)
TD-SCDMA, WiMax, WCDMA,
CDMA2000, GSM, EDGE, LTE
I/Q demodulation systems
Smart antenna systems
General-purpose software radios
Broadband data applications
PRODUCT HIGHLIGHTS
1. Integrated dual, 14-bit, 150 MSPS ADC.
2. Integrated wideband decimation filter and 32-bit
complex NCO.
3. Fast overrange detect and signal monitor with serial output.
4. Proprietary differential input maintains excellent SNR
performance for input frequencies up to 450 MHz.
5. Flexible output modes, including independent CMOS,
interleaved CMOS, IQ mode CMOS, and interleaved LVDS.
6. SYNC input allows synchronization of multiple devices.
7. 3-bit SPI port for register programming and register readback.
AVDD
www.DataSheet4U.cVoINm+A
VIN–A
SHA
FUNCTIONAL BLOCK DIAGRAM
FD[0:3]A
DVDD
FD BITS/THRESHOLD
DETECT
ADC
I
LP/HP
DECIMATING
HB FILTER +
Q FIR
DRVDD
AD6655
D13A
D0A
VREF
SENSE
CML
RBIAS
REF
SELECT
VIN–B
VIN+B
SHA
SIGNAL
MONITOR
ADC
32-BIT
TUNING
NCO
Q
LP/HP
DECIMATING
HB FILTER +
I FIR
fADC/8
NCO
DIVIDE 1
TO 8
DUTY
CYCLE
STABILIZER
DCO
GENERATION
PROGRAMMING DATA
MULTI-CHIP
SYNC
FD BITS/THRESHOLD SIGNAL MONITOR
DETECT
DATA
SIGNAL MONITOR
INTERFACE
SPI
CLK+
CLK–
DCOA
DCOB
D13B
D0B
AGND SYNC
FD[0:3]B
SMI SMI SMI
SDFS SCLK/ SDO/
PDWN OEB
SDIO/ SCLK/ CSB
DCS DFS
NOTES
1. PIN NAMES ARE FOR THE CMOS PIN CONFIGURATION ONLY; SEE FIGURE 10 FOR LVDS PIN NAMES.
DRGND
Figure 1.
Rev. 0
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other
rights of third parties that may result from its use. Specifications subject to change without notice. No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarksandregisteredtrademarksarethepropertyoftheirrespectiveowners.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700
www.analog.com
Fax: 781.461.3113
©2007 Analog Devices, Inc. All rights reserved.






AD6655 Datasheet, Funktion
AD6655
ADC DC SPECIFICATIONS—AD6655BCPZ-125/AD6655BCPZ-150
AVDD = 1.8 V, DVDD = 1.8 V, DRVDD = 1.8 V, maximum sample rate, VIN = −1.0 dBFS differential input, 1.0 V internal reference,
DCS enabled, unless otherwise noted.
Table 2.
Parameter
RESOLUTION
ACCURACY
No Missing Codes
Offset Error
Gain Error
MATCHING CHARACTERISTIC
Offset Error
Gain Error
TEMPERATURE DRIFT
Offset Error
Gain Error
INTERNAL VOLTAGE REFERENCE
Output Voltage Error (1 V Mode)
Load Regulation @ 1.0 mA
INPUT-REFERRED NOISE
VREF = 1.0 V
ANALOG INPUT
Input Span, VREF = 1.0 V
Input Capacitance1
VREF INPUT RESISTANCE
POWER SUPPLIES
Supply Voltage
AVDD, DVDD
DRVDD (CMOS Mode)
DRVDD (LVDS Mode)
wwwS.DuaptpalSyhCeuert4reUn.tcom
IAVDD2, 3
IDVDD2, 3
IDRVDD2 (3.3 V CMOS)
IDRVDD2 (1.8 V CMOS)
IDRVDD2 (1.8 V LVDS)
POWER CONSUMPTION
DC Input
Sine Wave Input2 (DRVDD = 1.8 V)
Sine Wave Input2 (DRVDD = 3.3 V)
Standby Power4
Power-down Power
Temperature
Full
Full
Full
Full
25°C
25°C
Full
Full
Full
Full
25°C
Full
Full
Full
AD6655BCPZ-125
Min Typ Max
14
Guaranteed
±0.3 ±0.6
−4.7 −2.7 −0.8
±0.3 ±0.7
±0.1 ±0.7
±15
±95
±5 ±18
7
0.85
2
8
6
Full 1.7 1.8 1.9
Full 1.7 1.8 3.6
Full 1.7 1.8 1.9
Full 390
Full 270 705
Full 26
Full 13
Full 57
Full 770 810
Full 1215
Full 1275
Full 77
Full 2.5 8
AD6655BCPZ-150
Min Typ
Max
14
Guaranteed
±0.2 ±0.6
−5.1 −3.2
−1.0
±0.2 ±0.7
±0.2 ±0.8
±15
±95
±5 ±18
7
0.85
2
8
6
1.7 1.8
1.7 1.8
1.7 1.8
440
320
28
17
57
870
1395
1450
77
2.5
1.9
3.6
1.9
805
920
8
Unit
Bits
% FSR
% FSR
% FSR
% FSR
ppm/°C
ppm/°C
mV
mV
LSB rms
V p-p
pF
V
V
V
mA
mA
mA
mA
mA
mW
mW
mW
mW
mW
1 Input capacitance refers to the effective capacitance between one differential input pin and AGND. See Figure 11 for the equivalent analog input structure.
2 Measured with a 9.7 MHz, full-scale sine wave input, NCO enabled with a frequency of 13 MHz, FIR filter enabled and the fS/8 output mix enabled with approximately
5 pF loading on each output bit.
3 The maximum limit applies to the combination of IAVDD and IDVDD currents.
4 Standby power is measured with a dc input, the CLK pin inactive (set to AVDD or AGND).
Rev. 0 | Page 6 of 84

6 Page









AD6655 pdf, datenblatt
AD6655
Parameter
LOGIC INPUTS (SMI SDO/OEB,
SMI SCLK/PDWN)2
High Level Input Voltage
Low Level Input Voltage
High Level Input Current
Low Level Input Current
Input Resistance
Input Capacitance
DIGITAL OUTPUTS
CMOS Mode—DRVDD = 3.3 V
High Level Output Voltage
IOH = 50 μA
IOH = 0.5 mA
Low Level Output Voltage
IOL = 1.6 mA
IOL = 50 μA
CMOS Mode—DRVDD = 1.8 V
High Level Output Voltage
IOH = 50 μA
IOH = 0.5 mA
Low Level Output Voltage
IOL = 1.6 mA
IOL = 50 μA
LVDS Mode—DRVDD = 1.8 V
Differential Output Voltage (VOD),
ANSI Mode
Output Offset Voltage (VOS),
ANSI Mode
Differential Output Voltage (VOD),
Reduced Swing Mode
Output Offset Voltage (VOS),
www.DataRSehdeuect4eUd.cSowming Mode
1 Pull up.
2 Pull down.
AD6655BCPZ-125
Temp Min
Typ Max
Full 1.22
Full 0
Full −90
Full −10
Full
Full
3.6
0.6
−134
+10
26
5
Full 3.29
Full 3.25
Full
Full
Full 1.79
Full 1.75
Full
Full
Full 250
Full 1.15
Full 150
Full 1.15
0.2
0.05
0.2
0.05
350 450
1.25 1.35
200 280
1.25 1.35
AD6655BCPZ-150
Min Typ Max
1.22 3.6
0 0.6
−90 −134
−10 +10
26
5
3.29
3.25
0.2
0.05
1.79
1.75
0.2
0.05
250 350 450
1.15 1.25 1.35
150 200 280
1.15 1.25 1.35
Unit
V
V
μA
μA
pF
V
V
V
V
V
V
V
V
mV
V
mV
V
Rev. 0 | Page 12 of 84

12 Page





SeitenGesamt 30 Seiten
PDF Download[ AD6655 Schematic.PDF ]

Link teilen




Besondere Datenblatt

TeilenummerBeschreibungHersteller
AD6650Diversity IF to Baseband GSM/EDGE Narrowband ReceiverAnalog Devices
Analog Devices
AD665212-Bit / 65 MSPS IF to Baseband Diversity ReceiverAnalog Devices
Analog Devices
AD6653IF Diversity ReceiverAnalog Devices
Analog Devices
AD66544-/6-Channel Wideband IF to Baseband ReceiverAnalog Devices
Analog Devices
AD6655IF Diversity ReceiverAnalog Devices
Analog Devices

TeilenummerBeschreibungHersteller
CD40175BC

Hex D-Type Flip-Flop / Quad D-Type Flip-Flop.

Fairchild Semiconductor
Fairchild Semiconductor
KTD1146

EPITAXIAL PLANAR NPN TRANSISTOR.

KEC
KEC


www.Datenblatt-PDF.com       |      2020       |      Kontakt     |      Suche