|
|
PDF A3S56D30ETP Data sheet ( Hoja de datos )
| Número de pieza | A3S56D30ETP | |
| Descripción | (A3S56D30ETP / A3S56D40ETP) 256Mb DDR SDRAM | |
| Fabricantes | Zentel | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de A3S56D30ETP (archivo pdf) en la parte inferior de esta página. Total 39 Páginas | ||
|
No Preview Available !
www.DataSheet4U.com
A3S56D30ETP
A3S56D40ETP
256M Double Data Rate Synchronous DRAM
256Mb DDR SDRAM Specification
A3S56D30ETP
A3S56D40ETP
Zentel Electronics Corp.
6F-1, No. 1-1, R&D Rd. II,
Hsin Chu Science Park,
300 Taiwan, R.O.C.
TEL:886-3-579-9599
FAX:886-3-579-9299
Revision 2.4
Mar., 2009
1 page  
www.DataSheet4U.com
BLOCK DIAGRAM
A3S56D30ETP
DLL
A3S56D30ETP
A3S56D40ETP
256M Double Data Rate Synchronous DRAM
DQ0 - 7
DQS
I/O Buffer
DQS Buffer
Memory
Array
Bank #0
Memory
Array
Bank #1
Memory
Array
Bank #2
Memory
Array
Bank #3
Mode Register
Control Circuitry
Address Buffer
A0-12 BA0,1
Clock Buffer
Control Signal Buffer
/CS /RAS /CAS /WE DM
CLK /CLK CKE
Type Designation Code
This rule is applied to only Synchronous DRAM family.
A 3 S 56 D 3 0 E TP –G5E
Speed Grade
G: Green part
6: 166MHz @CL=3.0/2.5, and 133MHz @CL=2.0
5: 200MHz @CL=3.0, 166MHz @CL=2.5, and 133MHz @CL=2.0
5E: 200MHz @CL=3.0/2.5, and 133MHz @CL=2.0
Package Type TP: TSOP(II)
Process Generation
Function Reserved for Future Use
Organization 2 n 3: x8
DDR Synchronous DRAM
Density 56: 256M bits
Interface S:SSTL_2
Memory Style (DRAM)
Zentel DRAM
Revision 2.4
Page 4/ 38
Mar., 2009
5 Page 
www.DataSheet4U.com
A3S56D30ETP
A3S56D40ETP
256M Double Data Rate Synchronous DRAM
FUNCTION TRUTH TABLE (continued)
Current State /CS /RAS /CAS /WE Address
Command
PRE-
H X X XX
CHARGING L H H H X
DESEL
NOP
L H H L BA
TERM
L H L X BA, CA, A10 READ / WRITE
L L H H BA, RA
ACT
L L H L BA, A10
PRE / PREA
L L L HX
REFA
LL
L L Op-Code, Mode- MRS
Add
H X X XX
ROW
ACTIVATING
L
H
H
HX
L H H L BA
DESEL
NOP
TERM
L H L X BA, CA, A10 READ / WRITE
L L H H BA, RA
ACT
L L H L BA, A10
PRE / PREA
L L L HX
REFA
LL
L L Op-Code, Mode- MRS
Add
H X X XX
WRITE RE-
COVERING L H H H X
L H H L BA
DESEL
NOP
TERM
L H L X BA, CA, A10 READ / WRITE
L L H H BA, RA
ACT
L L H L BA, A10
PRE / PREA
L L L HX
REFA
LL
Op-Code, Mode-
L L Add
MRS
Action
NOP (Idle after tRP)
NOP (Idle after tRP)
ILLEGAL
ILLEGAL
ILLEGAL
NOP (Idle after tRP)
ILLEGAL
ILLEGAL
NOP (Row Active after tRCD)
NOP (Row Active after tRCD)
ILLEGAL
ILLEGAL
ILLEGAL
ILLEGAL
ILLEGAL
ILLEGAL
NOP
NOP
ILLEGAL
ILLEGAL
ILLEGAL
ILLEGAL
ILLEGAL
ILLEGAL
Notes
2
2
2
4
2
2
2
2
2
2
2
2
Revision 2.4
Page 10/ 38
Mar., 2009
11 Page | ||
| Páginas | Total 39 Páginas | |
| PDF Descargar | [ Datasheet A3S56D30ETP.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| A3S56D30ETP | (A3S56D30ETP / A3S56D40ETP) 256Mb DDR SDRAM | Zentel |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |