Datenblatt-pdf.com


ADV3003 Schematic ( PDF Datasheet ) - Analog Devices

Teilenummer ADV3003
Beschreibung HDMI/DVI TMDS Equalizer
Hersteller Analog Devices
Logo Analog Devices Logo 




Gesamt 16 Seiten
ADV3003 Datasheet, Funktion
www.DataSheet4U.com
FEATURES
One input, one output HDMI/DVI high speed signal
equalizer/driver
Enables HDMI 1.3 receive-compliant input
Four TMDS channels per input/output
Supports 250 Mbps to 2.25 Gbps data rates
Supports 25 MHz to 225 MHz pixel clocks
Fully buffered unidirectional inputs/outputs
Equalized inputs for operation with long HDMI cables
(20 meters at 2.25 Gbps)
Pre-emphasized outputs
Matched 50 Ω input and output on-chip terminations
Low added jitter
Transmitter disable feature
Reduces power dissipation
Disables input terminations
Single-supply operation (3.3 V)
Standards compliant: HDMI receiver, DVI
40-lead, 6 mm × 6 mm, RoHS-compliant LFCSP
APPLICATIONS
Multiple input displays
Advanced television set (HDTV) front panel connectors
HDMI/DVI cable extenders
GENERAL DESCRIPTION
The ADV3003 is a 4-channel transition minimized differential
signaling (TMDS) buffer featuring equalized inputs and
pre-emphasized outputs. The ADV3003 features 50 Ω input
and output terminations, providing full-swing output signal
recovery and minimizing reflections for improved system
signal integrity. The ADV3003 is targeted at HDMI™/DVI
applications and is ideal for use in systems with long cable
runs, long PCB traces, and designs with interior cabling.
The ADV3003 is provided in a 40-lead, LFCSP, surface-mount,
RoHS-compliant, plastic package and is specified to operate
over the −40°C to +85°C temperature range.
HDMI/DVI TMDS Equalizer
ADV3003
FUNCTIONAL BLOCK DIAGRAM
PE_EN TX_EN
VTTI
PARALLEL
CONTROL
CONTROL
LOGIC
ADV3003
AVCC
AVEE
VTTO
IP[3:0]
IN[3:0]
+
44
4 EQ BUFFER PE 4
HIGH SPEED BUFFERED
+ OP[3:0]
ON[3:0]
Figure 1.
TYPICAL APPLICATION DIAGRAM
MEDIA CENTER
SET-TOP BOX
DVD PLAYER
HDMI
RECEIVER
4:1 HDMI
SWITCH
HDTV SET
ADV3003
GAME
CONSOLE
BACK PANEL
CONNECTORS
FRONT PANEL
CONNECTOR
Figure 2.
PRODUCT HIGHLIGHTS
1. Supports data rates up to 2.25 Gbps, enabling 1080p deep
color (12-bit color) HDMI formats and greater than UXGA
(1600 × 1200) DVI resolutions.
2. The 12 dB input cable equalizer enables the use of long
cables at the input. For a typical 24 AWG cable, the
ADV3003 compensates for more than 20 meters at data
rates up to 2.25 Gbps.
3. The selectable 6 dB of output pre-emphasis allows the
ADV3003 to drive high loss output cables or long PCB traces.
4. Matched 50 Ω on-chip input and output terminations
improve system signal integrity.
5. An external control pin, PE_EN, sets the output
pre-emphasis to either 0 dB or 6 dB.
6. An external control pin, TX_EN, simultaneously disables
both the transmitter and the on-chip input terminations.
This feature reduces the power dissipation of the ADV3003
and indicates to a connected source when the ADV3003 is
disabled.
Rev. 0
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other
rights of third parties that may result from its use. Specifications subject to change without notice. No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarksandregisteredtrademarksarethepropertyoftheirrespectiveowners.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700
www.analog.com
Fax: 781.461.3113
©2008 Analog Devices, Inc. All rights reserved.






ADV3003 Datasheet, Funktion
ADV3003www.DataSheet4U.com
TYPICAL PERFORMANCE CHARACTERISTICS
TA = 27°C, AVCC = 3.3 V, VTTI = 3.3 V, VTTO = 3.3 V, AVEE = 0 V, differential input swing = 1000 mV, pattern = PRBS 27 − 1,
data rate = 2.25 Gbps, TMDS outputs terminated with external 50 Ω resistors to 3.3 V, unless otherwise noted.
DIGITAL
PATTERN
GENERATOR
HDMI CABLE
ADV3003
EVALUATION
BOARD
SERIAL DATA
ANALYZER
SMA COAX CABLE
REFERENCE EYE DIAGRAM AT TP1
TP1 TP2
Figure 4. Test Circuit Diagram for Rx Eye Diagrams
TP3
0.125UI/DIV AT 2.25Gbps
Figure 5. Rx Eye Diagram at TP2 (Cable = 2 Meters, 24 AWG)
0.125UI/DIV AT 2.25Gbps
Figure 7. Rx Eye Diagram at TP3, EQ = 12 dB (Cable = 2 Meters, 24 AWG)
0.125UI/DIV AT 2.25Gbps
Figure 6. Rx Eye Diagram at TP2 (Cable = 20 Meters, 24 AWG)
0.125UI/DIV AT 2.25Gbps
Figure 8. Rx Eye Diagram at TP3, EQ = 12 dB (Cable = 20 Meters, 24 AWG)
Rev. 0 | Page 6 of 16

6 Page









ADV3003 pdf, datenblatt
ADV3003www.DataSheet4U.com
APPLICATION NOTES
The ADV3003 is a TMDS buffer featuring equalized inputs
and pre-emphasized outputs. It is intended for use as a buffer
in HDMI/DVI systems with long input cable runs, and is fully
HDMI 1.3 receive-compliant.
PINOUT
The ADV3003 is designed to have an HDMI/DVI receiver
pinout at its input and a transmitter pinout at its output. This
makes the ADV3003 ideal for use in advanced TV front-panel
connectors and AVR-type applications where a designer routes
both the inputs and the outputs directly to HDMI/DVI connec-
tors—all of the high speed signals can be routed on one side of
the board.
The ADV3003 provides 12 dB of input equalization, so it can
compensate for the signal degradation of long input cables.
In addition, the ADV3003 can also provide up to 6 dB of
pre-emphasis that boosts the output TMDS signals and allows
the ADV3003 to precompensate when driving long PCB traces
or high loss output cables. The net effect of the input equalization
and output pre-emphasis is that the ADV3003 can compensate
for signal degradation of both the input and output cables; it
acts to reopen a closed input data eye and transmit a full-swing
HDMI signal to an end receiver.
CABLE LENGTHS AND EQUALIZATION
The 12 dB equalizer of the ADV3003 is optimized for video
data rates of 2.25 Gbps and can equalize more than 20 meters
of 24 AWG HDMI cable at the input at 2.25 Gbps, the data rate
corresponding to the video format 1080p with 12-bit deep color.
The length of cable that can be used in a typical HDMI/DVI
application depends on a large number of factors including
Cable quality: The quality of the cable in terms of
conductor wire gauge and shielding. Thicker conductors
have lower signal degradation per unit length.
Data rate: The data rate being sent over the cable. The signal
degradation over HDMI cables increases with data rate.
Edge rates: The edge rates of the source. Slower input edges
result in more significant data eye closure at the
end of a cable.
Receiver sensitivity: The sensitivity of the terminating
receiver.
Because of these considerations, specific cable types and lengths
are not recommended for use with this equalizer. The ADV3003
equalizer does not degrade signal integrity, even for short input
cables.
PRE-EMPHASIS
The pre-emphasis of the ADV3003 acts to boost the initial
voltage swing of the output signals. Pre-emphasis provides a
distinct advantage in systems where the ADV3003 is driving
either high loss cables or long PCB traces, because the added
boost helps to ensure that the data eye at the far end of the
output cables or PCB traces meets the HDMI receive mask. The
use of pre-emphasis in a system is highly application specific.
PCB LAYOUT GUIDELINES
The ADV3003 is a 4-channel TMDS buffer, targeted for use in
HDMI and DVI video applications. Although the HDMI/DVI
link consists of four differential, high speed channels and four
single-ended, low speed auxiliary control signals, the ADV3003
buffers only the high speed signals.
The high speed signals carry the audiovisual (AV) data, which
is encoded by a technique called TMDS. For HDMI, the TMDS
data is further encrypted in accordance with the high bandwidth
digital content protection (HDCP) standard.
The TMDS signals are differential, unidirectional, and high
speed (up to 2.25 Gbps). The channels that carry the video data
must have a controlled impedance, be terminated at the receiver,
and be capable of operating up to at least 2.25 Gbps. It is especially
important to note that the PCB traces that carry the TMDS
signals should be designed with a controlled differential
impedance of 100 Ω. The ADV3003 provides single-ended
50 Ω terminations on chip for both its inputs and outputs.
Transmitter termination is not fully specified by the HDMI
standard, but its inclusion in the ADV3003 improves the
overall system signal integrity.
TMDS Signals
In the HDMI/DVI standard, four differential pairs carry the
TMDS signals. In DVI, three of these pairs are dedicated to
carrying RGB video and sync data. For HDMI, audio data is
also interleaved with the video data; the DVI standard does
not incorporate audio information. The fourth high speed
differential pair is used for the AV data-word clock, which
runs at one-tenth the speed of the video data channels.
The four high speed channels of the ADV3003 are identical.
No concession was made to lower the bandwidth of the fourth
channel for the pixel clock, so any channel can be used for any
TMDS signal; the user chooses which signal is routed over
which channel. In addition, the TMDS channels are symmetric;
therefore, the p and n of a given differential pair are inter-
changeable, provided the inversion is consistent across all
inputs and outputs of the ADV3003.
Rev. 0 | Page 12 of 16

12 Page





SeitenGesamt 16 Seiten
PDF Download[ ADV3003 Schematic.PDF ]

Link teilen




Besondere Datenblatt

TeilenummerBeschreibungHersteller
ADV30003:1 HDMI/DVI SwitchAnalog Devices
Analog Devices
ADV30024:1 HDMI/DVI SwitchAnalog Devices
Analog Devices
ADV3003HDMI/DVI TMDS EqualizerAnalog Devices
Analog Devices

TeilenummerBeschreibungHersteller
CD40175BC

Hex D-Type Flip-Flop / Quad D-Type Flip-Flop.

Fairchild Semiconductor
Fairchild Semiconductor
KTD1146

EPITAXIAL PLANAR NPN TRANSISTOR.

KEC
KEC


www.Datenblatt-PDF.com       |      2020       |      Kontakt     |      Suche