Datenblatt-pdf.com


ADG1612 Schematic ( PDF Datasheet ) - Analog Devices

Teilenummer ADG1612
Beschreibung (ADG1611 - ADG1613) Quad SPST Switches
Hersteller Analog Devices
Logo Analog Devices Logo 




Gesamt 16 Seiten
ADG1612 Datasheet, Funktion
www.DataSheet4U.com
1 Ω Typical On Resistance, ±5 V, +12 V,
+5 V, and +3.3 V Quad SPST Switches
ADG1611/ADG1612/ADG1613
FEATURES
1 Ω typical on resistance
0.2 Ω on resistance flatness
±3.3 V to ±8 V dual supply operation
3.3 V to 16 V single supply operation
No VL supply required
3 V logic-compatible inputs
Rail-to-rail operation
Continuous current per channel
LFCSP package: 280 mA
TSSOP package: 175 mA
16-lead TSSOP and 16-lead, 4 mm × 4 mm LFCSP
APPLICATIONS
Communication systems
Medical systems
Audio signal routing
Video signal routing
Automatic test equipment
Data acquisition systems
Battery-powered systems
Sample-and-hold systems
Relay replacements
GENERAL DESCRIPTION
The ADG1611/ADG1612/ADG1613 contain four independent
single-pole/single-throw (SPST) switches. The ADG1611 and
ADG1612 differ only in that the digital control logic is inverted.
The ADG1611 switches are turned on with Logic 0 on the appro
priate control input, while Logic 1 is required for the ADG1612
switches. The ADG1613 has two switches with digital control
logic similar to that of the ADG1611; the logic is inverted on the
other two switches. Each switch conducts equally well in both
directions when on and has an input signal range that extends to
the supplies. In the off condition, signal levels up to the supplies
are blocked.
The ADG1613 exhibits break-before-make switching action for use
in multiplexer applications. Inherent in the design is low charge
injection for minimum transients when switching the digital inputs.
The ultralow on resistance of these switches make them ideal
solutions for data acquisition and gain switching applications
where low on resistance and distortion is critical. The on-resistance
profile is very flat over the full analog input range, ensuring
excellent linearity and low distortion when switching audio signals.
The CMOS construction ensures ultralow power dissipation, making
them ideally suited for portable and battery-powered instruments.
Rev. 0
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other
rights of third parties that may result from its use. Specifications subject to change without notice. No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarksandregisteredtrademarksarethepropertyoftheirrespectiveowners.
FUNCTIONAL BLOCK DIAGRAMS
IN1
IN2
ADG1611
IN3
IN4
S1
D1
S2
D2
S3
D3
S4
D4
NOTES
1. SWITCHES SHOWN FOR A LOGIC 1 INPUT.
Figure 1.
IN1
IN2
ADG1612
IN3
IN4
S1
D1
S2
D2
S3
D3
S4
D4
NOTES
1. SWITCHES SHOWN FOR A LOGIC 1 INPUT.
Figure 2.
S1
IN1
D1
S2
IN2
ADG1613
D2
S3
IN3
D3
S4
IN4
D4
NOTES
1. SWITCHES SHOWN FOR A LOGIC 1 INPUT.
Figure 3.
PRODUCT HIGHLIGHTS
1. 1.6 Ω maximum on resistance over temperature.
2. Minimum distortion: THD + N = 0.007%.
3. 3 V logic-compatible digital inputs: VINH = 2.0 V, VINL = 0.8 V.
4. No VL logic power supply required.
5. Ultralow power dissipation: <16 nW.
6. 16-lead TSSOP and 16-lead, 4 mm × 4 mm LFCSP.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700
www.analog.com
Fax: 781.461.3113
©2009 Analog Devices, Inc. All rights reserved.






ADG1612 Datasheet, Funktion
wwAwD.DGat1aS6he1e1t4/UA.coDmG1612/ADG1613
3.3 V SINGLE SUPPLY
VDD = 3.3 V, VSS = 0 V, GND = 0 V, unless otherwise noted.
Table 4.
Parameter
ANALOG SWITCH
Analog Signal Range
On Resistance (RON)
On Resistance Match Between Channels (∆RON)
On Resistance Flatness (RFLAT(ON))
LEAKAGE CURRENTS
Source Off Leakage, IS (Off )
Drain Off Leakage, ID (Off )
Channel On Leakage, ID, IS (On)
DIGITAL INPUTS
Input High Voltage, VINH
Input Low Voltage, VINL
Input Current, IINL or IINH
Digital Input Capacitance, CIN
DYNAMIC CHARACTERISTICS1
tON
tOFF
Break-Before-Make Time Delay, tD (ADG1613 Only)
Charge Injection
Off Isolation
Channel-to-Channel Crosstalk
Total Harmonic Distortion + Noise
−3 dB Bandwidth
CS (Off )
CD (Off )
CD, CS (On)
POWER REQUIREMENTS
IDD
VDD
25°C
3.2
3.6
0.06
0.15
1.2
1.6
±0.02
±0.3
±0.02
±0.3
±0.1
±0.4
0.001
3
350
493
190
263
25
50
70
110
0.18
52
76
76
160
0.001
−40°C to
+85°C
3.8
0.16
1.7
±1
±1
±1.5
556
286
1.0
−40°C to
+125°C
0 V to VDD
4
0.17
1.8
±6
±6
±10
2.0
0.8
±0.1
603
300
18
1.0
3.3/16
Unit
V
Ω typ
Ω max
Ω typ
Ω max
Ω typ
Ω max
nA typ
nA max
nA typ
nA max
nA typ
nA max
V min
V max
μA typ
μA max
pF typ
ns typ
ns max
ns typ
ns max
ns typ
ns min
pC typ
dB typ
dB typ
% typ
MHz typ
pF typ
pF typ
pF typ
μA typ
μA max
V min/max
Test Conditions/Comments
VS = 0 V to VDD, IS = −10 mA; see Figure 24
VDD = 3.3 V, VSS = 0 V
VS = 0 V to VDD, IS = −10 mA
VS = 0 V to VDD, IS = −10 mA
VDD = 3.6 V, VSS = 0 V
VS = 0.6 V/3 V, VD = 3 V/0.6 V; see Figure 25
VS = 0.6 V/3 V, VD = 3 V/0.6 V; see Figure 25
VS = VD = 0.6 V or 3 V; see Figure 26
VIN = VGND or VDD
RL = 300 Ω, CL = 35 pF
VS = 1.5 V; see Figure 31
RL = 300 Ω, CL = 35 pF
VS = 1.5 V; see Figure 31
RL = 300 Ω, CL = 35 pF
VS1 = VS2 = 1.5 V; see Figure 32
VS = 1.5 V, RS = 0 Ω, CL = 1 nF; see Figure 33
RL = 50 Ω, CL = 5 pF, f = 100 kHz;
see Figure 27
RL = 50 Ω, CL = 5 pF, f = 100 kHz;
see Figure 28
RL = 110 Ω, f = 20 Hz to 20 kHz,
VS = 2 V p-p; see Figure 30
RL = 50 Ω, CL = 5 pF; see Figure 29
VS = 1.5 V, f = 1 MHz
VS = 1.5 V, f = 1 MHz
VS = 1.5 V, f = 1 MHz
VDD = 3.6 V
Digital inputs = 0 V or VDD
1 Guaranteed by design, not subject to production test.
Rev. 0 | Page 6 of 16

6 Page









ADG1612 pdf, datenblatt
wwAwD.DGat1aS6he1e1t4/UA.coDmG1612/ADG1613
500
450
400
350
300
250
ttOOFFFF
(+5V)
(±5V)
ttOOFNF(+(+33.3.3VV) )
200
150
100
50
0
ttOONFF(+(+51V2)V)
ttOOFNF(+(±152VV))
–60 –40 –20 0 20 40 60 80 100 120 140
TEMPERATURE (°C)
Figure 18. tON/tOFF Times vs. Temperature
–5
–10
–15
TA = 25°C
VDD = +5V
VSS = –5V
–20
–25
–30
–35
–40
–45
–50
–55
–60
–65
–70
–75
–80
–85
1k
10k
100k 1M 10M
FREQUENCY (Hz)
100M
Figure 19. Off Isolation vs. Frequency
1G
0
–20 VTVADSSD===25–+°55CVV
–40
–60
–80
–100
–120
–140
1k
10k 100k 1M 10M 100M
FREQUENCY (Hz)
Figure 20. Crosstalk vs. Frequency
1G
0
TA = 25°C
VDD = +5V
–1 VSS = –5V
–2
–3
–4
–5
–6
1k
10k 100k
1M
10M 100M
1G
FREQUENCY (Hz)
Figure 21. On Response vs. Frequency
0
TA = 25°C
VDD = +5V
–20 VSS = –5V
–40
–60
–80
NO DECOUPLING
CAPACITORS
DECOUPLING
CAPACITORS
–100
–120
1k
10k 100k 1M
FREQUENCY (Hz)
Figure 22. ACPSRR vs. Frequency
10M
0.20
0.18
0.16
RTAL
=
=
110
25°C
0.14
0.12
0.10
0.08
0.06
0.04
VVSDD=
= +12V
5V p-p
0.02
0
0 5k
VDD = +3.3V
VS = 2V
VDD = +5V
VS = 3.5V
VVVSDSDS=
= +5V
= –5V
5V p-p
10k 15k
FREQUENCY (Hz)
20k
25k
Figure 23. THD + N vs. Frequency
Rev. 0 | Page 12 of 16

12 Page





SeitenGesamt 16 Seiten
PDF Download[ ADG1612 Schematic.PDF ]

Link teilen




Besondere Datenblatt

TeilenummerBeschreibungHersteller
ADG1611(ADG1611 - ADG1613) Quad SPST SwitchesAnalog Devices
Analog Devices
ADG1612(ADG1611 - ADG1613) Quad SPST SwitchesAnalog Devices
Analog Devices
ADG1613(ADG1611 - ADG1613) Quad SPST SwitchesAnalog Devices
Analog Devices

TeilenummerBeschreibungHersteller
CD40175BC

Hex D-Type Flip-Flop / Quad D-Type Flip-Flop.

Fairchild Semiconductor
Fairchild Semiconductor
KTD1146

EPITAXIAL PLANAR NPN TRANSISTOR.

KEC
KEC


www.Datenblatt-PDF.com       |      2020       |      Kontakt     |      Suche