|
|
Teilenummer | ADN4664 |
|
Beschreibung | LVDS Differential Line Receiver | |
Hersteller | Analog Devices | |
Logo | ||
Gesamt 12 Seiten www.DataSheet4U.com
FEATURES
±15 kV ESD protection on output pins
400 Mbps (200 MHz) switching rates
Flow-through pinout simplifies PCB layout
100 ps channel-to-channel skew (typical)
2.5 ns maximum propagation delay
3.3 V power supply
High impedance outputs on power-down
Low power design: typically 3 mW (quiescent)
Interoperable with existing 5 V LVDS drivers
Accepts small swing (310 mV typical) differential signal
levels
Supports open, short, and terminated input fail-safe
0 V to −100 mV threshold region
Conforms to TIA/EIA-644 LVDS standard
Industrial operating temperature range: −40°C to +85°C
Available in surface-mount (SOIC) package
APPLICATIONS
Point-to-point data transmission
Multidrop buses
Clock distribution networks
Backplane receivers
GENERAL DESCRIPTION
The ADN4664 is a dual, CMOS, low voltage differential
signaling (LVDS) line receiver offering data rates of over
400 Mbps (200 MHz) and ultralow power consumption.
It features a flow-through pinout for easy PCB layout and
separation of input and output signals.
The device accepts low voltage (310 mV typical) differential
input signals and converts them to a single-ended 3 V TTL/
CMOS logic level.
Dual, 3 V, CMOS, LVDS
Differential Line Receiver
ADN4664
FUNCTIONAL BLOCK DIAGRAM
VCC
RIN1+
RIN1–
ADN4664
ROUT1
RIN2+
RIN2–
ROUT2
GND
Figure 1.
The ADN4664 and its companion driver, the ADN4663, offer a
new solution to high speed, point-to-point data transmission,
and a low power alternative to emitter-coupled logic (ECL) or
positive emitter-coupled logic (PECL).
Rev. 0
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other
rights of third parties that may result from its use. Specifications subject to change without notice. No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarksandregisteredtrademarksarethepropertyoftheirrespectiveowners.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700
www.analog.com
Fax: 781.461.3113
©2009 Analog Devices, Inc. All rights reserved.
wwAwD.NDa4t6aS6h4eet4U.com
ABSOLUTE MAXIMUM RATINGS
TA = 25°C, unless otherwise noted.
Table 3.
Parameter
VCC to GND
Input Voltage (RINx+, RINx−) to GND
Output Voltage (ROUTx) to GND
Operating Temperature Range
Industrial Temperature Range
Storage Temperature Range
Junction Temperature (TJ max)
Power Dissipation
SOIC Package
θJA Thermal Impedance
Reflow Soldering Peak Temperature
Pb-Free
Rating
−0.3 V to +4 V
−0.3 V to VCC + 3.9 V
−0.3 V to VCC + 0.3 V
−40°C to +85°C
−65°C to +150°C
150°C
(TJ max − TA)/θJA
149.5°C/W
260°C ± 5°C
Stresses above those listed under Absolute Maximum Ratings
may cause permanent damage to the device. This is a stress
rating only; functional operation of the device at these or any
other conditions above those indicated in the operational
section of this specification is not implied. Exposure to absolute
maximum rating conditions for extended periods may affect
device reliability.
ESD CAUTION
Rev. 0 | Page 6 of 12
6 Page wwAwD.NDa4t6aS6h4eet4U.com
OUTLINE DIMENSIONS
5.00 (0.1968)
4.80 (0.1890)
4.00 (0.1574)
3.80 (0.1497)
8
1
5
6.20 (0.2441)
4 5.80 (0.2284)
0.25 (0.0098)
0.10 (0.0040)
1.27 (0.0500)
BSC
1.75 (0.0688)
1.35 (0.0532)
COPLANARITY
0.10 SEATING
PLANE
0.51 (0.0201)
0.31 (0.0122)
0.50 (0.0196)
0.25 (0.0099)
45°
8°
0°
1.27 (0.0500)
0.25 (0.0098) 0.40 (0.0157)
0.17 (0.0067)
COMPLIANT TO JEDEC STANDARDS MS-012-A A
CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS
(IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR
REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.
Figure 24. 8-Lead Standard Small Outline Package [SOIC_N]
Narrow Body
(R-8)
Dimensions shown in millimeters and (inches)
ORDERING GUIDE
Model
ADN4664BRZ1
ADN4664BRZ-REEL71
1 Z = RoHS Compliant Part.
Temperature Range
−40°C to +85°C
−40°C to +85°C
Package Description
8-Lead Standard Small Outline Package [SOIC_N]
8-Lead Standard Small Outline Package [SOIC_N]
Package Option
R-8
R-8
©2009 Analog Devices, Inc. All rights reserved. Trademarks and
registered trademarks are the property of their respective owners.
D07961-0-1/09(0)
Rev. 0 | Page 12 of 12
12 Page | ||
Seiten | Gesamt 12 Seiten | |
PDF Download | [ ADN4664 Schematic.PDF ] |
Teilenummer | Beschreibung | Hersteller |
ADN4661 | High Speed Differential Driver | Analog Devices |
ADN4662 | LVDS Differential Line Receiver | Analog Devices |
ADN4663 | Dual 3V CMOS LVDS High Speed Differential Driver | ANALOG DEVICES |
ADN4663 | LVDS High Speed Differential Driver | Analog Devices |
ADN4664 | LVDS Differential Line Receiver | Analog Devices |
Teilenummer | Beschreibung | Hersteller |
CD40175BC | Hex D-Type Flip-Flop / Quad D-Type Flip-Flop. |
Fairchild Semiconductor |
KTD1146 | EPITAXIAL PLANAR NPN TRANSISTOR. |
KEC |
www.Datenblatt-PDF.com | 2020 | Kontakt | Suche |