Datenblatt-pdf.com


DFPDIV Schematic ( PDF Datasheet ) - Digital Core Design

Teilenummer DFPDIV
Beschreibung Floating Point Pipelined Divider Unit
Hersteller Digital Core Design
Logo Digital Core Design Logo 




Gesamt 3 Seiten
DFPDIV Datasheet, Funktion
www.DataSheet4U.com
DFPDIV
Floating Point Pipelined Divider Unit
ver 2.15
OVERVIEW
The DFPDIV uses the pipelined mathemat-
ics algorithm to divide two arguments. The
input numbers format is according to IEEE-
754 standard. DFPDIV supports single preci-
sion real number. Divide operation was pipe-
lined up to 15 levels. Input data are fed every
clock cycle. The first result appears after 15
clock periods latency and next results are
available each clock cycle. Full IEEE-754
precision and accuracy are included.
APPLICATION
Math coprocessors
DSP algorithms
Embedded arithmetic coprocessor
Data processing & control
KEY FEATURES
Full IEEE-754 compliance
Single precision real format support
Simple interface
No programming required
15 levels pipeline
Full accuracy and precision
Results available at every clock
Overflow, underflow and invalid operation
flags
Fully configurable
Fully synthesizable, static synchronous
design with no internal tri-states
DELIVERABLES
Source code:
VHDL Source Code or/and
VERILOG Source Code or/and
Encrypted, or plain text EDIF netlist
VHDL & VERILOG test bench environ-
ment
Active-HDL automatic simulation mac-
ros
NCSim automatic simulation macros
ModelSim automatic simulation macros
Tests with reference responses
Technical documentation
Installation notes
HDL core specification
Datasheet
Synthesis scripts
Example application
Technical support
IP Core implementation support
3 months maintenance
Delivery the IP Core updates, minor
and major versions changes
Delivery the documentation updates
Phone & email support
LICENSING
Comprehensible and clearly defined licensing
methods without royalty fees make using of
IP Core easy and simply.
Single Design license allows using IP Core in
single FPGA bitstream and ASIC implemen-
All trademarks mentioned in this document
are trademarks of their respective owners.
http://www.DigitalCoreDesign.com
http://www.dcd.pl
Copyright 1999-2007 DCD – Digital Core Design. All Rights Reserved.





SeitenGesamt 3 Seiten
PDF Download[ DFPDIV Schematic.PDF ]

Link teilen




Besondere Datenblatt

TeilenummerBeschreibungHersteller
DFPDIVFloating Point Pipelined Divider UnitDigital Core Design
Digital Core Design

TeilenummerBeschreibungHersteller
CD40175BC

Hex D-Type Flip-Flop / Quad D-Type Flip-Flop.

Fairchild Semiconductor
Fairchild Semiconductor
KTD1146

EPITAXIAL PLANAR NPN TRANSISTOR.

KEC
KEC


www.Datenblatt-PDF.com       |      2020       |      Kontakt     |      Suche