Datenblatt-pdf.com


DPL4519G Schematic ( PDF Datasheet ) - Micronas

Teilenummer DPL4519G
Beschreibung Sound Processor
Hersteller Micronas
Logo Micronas Logo 




Gesamt 30 Seiten
DPL4519G Datasheet, Funktion
www.DataSheet4U.com
MICRONAS
PRELIMINARY DATA SHEET
DPL 4519G
Sound Processor for
Digital and Analog
Surround Systems
Edition Oct. 31, 2000
6251-512-1PD
MICRONAS






DPL4519G Datasheet, Funktion
DPL 4519Gwww.DataSheet4U.com
PRELIMINARY DATA SHEET
1.2. Application Fields of the DPL 4519G
S/PDIF In 1/2
AC-3, MPEG L2, PCM or other Format
S/PDI1
S/PDI2
Input
Buffer
I2S-In: Slave
SID*
SII*
SIC*
SID
SII
SIC
18.432 MHz
Amp./
Osc.
PCM
MPEG
AC-3
Noise
Gen.
PLL Synth.
CLKO
L
R2
Ls
Rs
C/
Sub
Lt
Rt
SPDO
SOD3
SOD2
SOD1
SOD
SOI
SOC
MAS 3528E
Dolby Digital Decoder
MPEG-L2 Decoder
S/PDIF Out
PCM-Format (Lt/Rt or L/R or Lo/Ro)
or Loop-through (e.g. DTS)
Dolby Digital / Pro Logic Configurations
Example 1:
- internal L, C, R
- internal woofer for low freq. of L, (C), R
- ext. Surround speakers SL, SR
- ext. Subwoofer for SUB channel.
Example 2:
- internal Left and Right used as C
- internal woofer for low freq. of C
- ext. L, R
- ext. Surround speakers SL, SR
- ext. Subwoofer for SUB channel.
Configuration Examples
18.432
MHz
Dolby
Digital
Upgrade
Module
I2S_Inputs
I2S-Mode:Multichannel Mode auf D0
(6 - 8 Channels, fs=32, 44.1 or 48 kHz,
16,18,....32 Bit)
123
I2S_WS3
I2S_CL3
I2S_1_L
I2S_1_R
I2S_2_L
I2S_2_R
AUDIO_
CL_OUT
2-8 Ch. Input
(LT, RT,L, R
SL, SR,C, SUB)
I2S_3_Lt
I2S_3_Rt
Bass
Treble
Balance
Volume
Bass
Treble
Balance
Volume
D/A
analog
Volume
D/A
analog
Volume
Main
Aux
I2S_WS
I2S_CL
6 Channel
Loop-through
or
Dolby
Pro Logic
Decoder
L
R
SL
SR
C
SUB
SCART1
Volume
D/A
I2S_Out_L/R
DPL 4519G
Pro Logic Decoder
normal
Dolby Digital /
Pro Logic
12
--- Cint
Lext
--- SUBext SUBext
--- (Cint)
Rext
--- SL
--- SR
SL
SR
--- Lt
--- Rt
Lt
Rt
L, R L, R
---
C, SUB C, SUB
SL, SR SL, SR
Lt, Rt
Lt, Rt
Basic
TV-
Sound
System
18.432
MHz
I2S_Inputs
123
I2S_WS3
I2S_CL3
I2S_WS
I2S_CL
2-8
Channel
Serial
Input
Dolby Digital: (L t, Rt, L, R, SL, SR, C, SUB)
Pro Logic: (Lt, Rt, L, R, C, SubW)
I2S_1_L
I2S_1_R
I2S_2_L
I2S_2_R
I2S_3_Lt
I2S_3_Rt
I2S_3_L
I2S_3_R
I2S_3_SL
I2S_3_SR
I2S_3_C
I2S_3_SUB
Sound-
Process.
Balance
Volume
Bass
Treble
Balance
Volume
Volume
Volume
D/A
analog
Volume
Main
D/A
analog
Volume
D/A
Aux
SCART1
SCART2
D/A
L
Subw
R
Lint
Subwint
Rint
Cint
Subwint
Cint
L Lt
R Rt
L Lt
R Rt
L Lt
R Rt
Lt
Rt
Lt
Rt
Lt
Rt
SIF-IN
Demod
I2S_Out_L/R
L, R L, R
L, R
SCART1_In .
.
2.
SCART4_In
A/D
MSP 4450G
Multistandard Sound Processor
Fig. 1–2: Typical DPL 4519G application
6 Micronas

6 Page









DPL4519G pdf, datenblatt
DPL 4519Gwww.DataSheet4U.com
PRELIMINARY DATA SHEET
2.7.2. Stand-by Mode
If the DPL 4519G is switched off by first pulling
STANDBYQ low and then (after >1 µs delay) switching
off DVSUP and AVSUP, but keeping AHVSUP (‘Stand-
by’-mode), the SCART switches maintain their posi-
tion and function. This allows the copying from
selected SCART-inputs to SCART-outputs in the TV
set’s stand-by mode.
In case of power on or starting from stand-by (see
details on the power-up sequence in Fig. 4–19 on
page 52), all internal registers except the ACB register
(page 30) are reset to the default configuration (see
Table 3–5 on page 17). The reset position of the ACB
register becomes active after the first I2C transmission
into the Baseband Processing part (subaddress
12hex). By transmitting the ACB register first, the reset
state can be redefined.
2.8. I2S Bus Interfaces
The DPL 4519G has two kinds of interfaces: synchron
master/slave input/output interfaces running on 48 kHz
and an asynchron slave interface.
The interfaces accept a variety of formats with different
sample width, bit-orientation, and wordstrobe timing.
All I2S options are set by means of the MODUS or
I2S_CONFIG register.
2.8.1. Synchronous I2S-Interface(s)
The synchronous I2S bus interface consists of the
pins:
– I2S_DA_IN1, I2S_DA_IN2/3 (I2S_DA_IN2 in
PQFP80 package):
I2S serial data input, 16, 18...32 bits per sample.
– I2S_DA_OUT:
I2S serial data output, 16, 18...32 bits per sample.
– I2S_CL:
I2S serial clock.
– I2S_WS:
I2S word strobe signal defines the left and right
sample.
If the DPL 4519G serves as the master on the I2S
interface, the clock and word strobe lines are driven by
the DPL 4519G. In this mode, only 16, 32 bits per
sample can be selected. In slave mode, these lines are
input to the DPL 4519G and the DPL 4519G clock is
synchronized to 384 times the I2S_WS rate (48 kHz).
An I2S timing diagram is shown in Fig. 4–21 on
page 55.
2.8.2. Asynchronous I2S-Interface
The asynchronous I2S slave interface allows the
reception of digital audio signals with arbitrary sample
rates from 5 to 50 kHz. The synchronization is per-
formed by means of an adaptive sample rate con-
verter. No oversampling clock is required.
The following pins are used for the asynchronous I2S
bus interface (serve only as input):
– I2S_WS3
– I2S_CL3
– I2S_DA_IN2/3 (I2S_DA_IN3 in PQFP80 package).
The interface accepts I2S-input streams with MSB first
and with sample widths of 16,18...32 bits. With left/
right alignment and wordstrobe timing polarity, there
are additional parameters available for the adaption to
a variety of formats in the I2S CONFIGURATION reg-
ister.
2.8.3. Multichannel I2S-Output
Bit[0:1] of the I2S CONFIGURATION register (see
page 20) switches the output to 8 channel multichan-
nel output mode. The bit resolution per channel is 32
bit in master mode. While the first two channels can be
selected on the source select matrix, channels 3-8 are
always connected to the I2S_3 input channels 3-8.
Both, master and slave mode is possible, as long as as
the wordstrobe has only one positive edge per frame in
slave mode.
2.8.4. Asynchronous Multichannel I2S-Input
The DPL 4519G supports two kinds of asynchronous
multichannel input:
– the asynchronous I2S_3 interface can be switched
to multichannel mode (bit [8] of the I2S CONFIGU-
RATION register is set to 1. The number of chan-
nels must be even and less or equal eight.
– All I2S input lines (I2S_DA_IN1, I2S_DA_IN2 and
I2S_DA_IN3 in PQFP80 package) can be switched
to asynchronous two channel mode (bit[2] set to 1 in
the I2S CONFIGURATION register). The common
clock is I2S_WS3 and I2S_CL3. No synchronous
I2S interfaces are available in this mode.
12 Micronas

12 Page





SeitenGesamt 30 Seiten
PDF Download[ DPL4519G Schematic.PDF ]

Link teilen




Besondere Datenblatt

TeilenummerBeschreibungHersteller
DPL4519GSound ProcessorMicronas
Micronas

TeilenummerBeschreibungHersteller
CD40175BC

Hex D-Type Flip-Flop / Quad D-Type Flip-Flop.

Fairchild Semiconductor
Fairchild Semiconductor
KTD1146

EPITAXIAL PLANAR NPN TRANSISTOR.

KEC
KEC


www.Datenblatt-PDF.com       |      2020       |      Kontakt     |      Suche