|
|
PDF A2V56S20BTP Data sheet ( Hoja de datos )
| Número de pieza | A2V56S20BTP | |
| Descripción | 256Mb SDRAM | |
| Fabricantes | UST | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de A2V56S20BTP (archivo pdf) en la parte inferior de esta página. Total 30 Páginas | ||
|
No Preview Available !
www.DataSheet4U.com
1 page  
www.DataSheet4U.com
Powerchip Semiconductor Corp.
256Mb Synchronous DRAM
A2V56S20 BTP (4-BANK x 16,777,216-WORD x 4-BIT)
A2V56S30 BTP (4-BANK x 8,388,608-WORD x 8-BIT)
A2V56S40 BTP (4-BANK x 4,194,304-WORD x 16-BIT)
ORDERING INFORMATION
Frequency Speed(ns)
Type
Order Part Number
Standard Low Power Pb-Free
Low Power Package
and Pb-Free
166MHz
6
A2V56S20/30/40 BTP
-6
400mil
-6L -G6 -G6L TSOP-2
143MHz
7
A2V56S20/30/40 BTP
-7
-7L
-G7
400mil
-G7L TSOP-2
133MHz 7.5 A2V56S20/30/40 BTP -75
-75L
-G75
400mil
-G75L TSOP-2
125MHz
8
A2V56S20/30/40 BTP
-8
400mil
-8L -G8 -G8L TSOP-2
Type Designation Code
A2 V 56 S 3 0 B TP -7
Access Item
-6 : 6ns ( 166MHz/3-3-3)
-7 : 7 ns (143MHz/3-3-3)
-75 : 7.5ns ( 133MHz/3-3-3)
-8 : 8 ns (100MHz/2-2-2)
Package Type
Process Generation
Function
Organization
Synchronous DRAM
Density
Interface
PSC DRAM
TP : TSOP(II)
A : 2nd generation , B:3rd generation
0 : Random Column
2 : x4, 3 :x8, 4: x16
56 :256Mbit
V :LVTTL
Nov.2003
Rev.1.1
5 Page 
www.DataSheet4U.com
Powerchip Semiconductor Corp.
256Mb Synchronous DRAM
A2V56S20BTP (4-BANK x 16,777,216-WORD x 4-BIT)
A2V56S30BTP (4-BANK x 8,388,608-WORD x 8-BIT)
A2V56S40BTP (4-BANK x 4,194,304-WORD x 16-BIT)
COMMAND TRUTH TABLE
COMMAND
MNEMONIC
CKE
n-1
CKE
n
/CS
/RAS /CAS
/WE BA0,1
A10 A0-9, note
/AP 11-12
Deselect
No Operation
Row Address Entry &
Bank Activate
DESEL
NOP
ACT
HXHXXXXXX
HXL HHHXXX
HXL L HHVVV
Single Bank Precharge
Precharge All Banks
Column Address Entry
& Write
PRE
PREA
WRITE
HXL L HL VL X
HXL L HL XHX
HXL HL L VL V
Column Address Entry
& Write with
WRITEA H X L H L L V H V
Auto-Precharge
Column Address Entry
& Read
READ
HXL HL HVL V
Column Address Entry
& Read with
Auto-Precharge
READA
HXL HL HVHV
Auto-Refresh
Self-Refresh Entry
Self-Refresh Exit
Burst Terminate
Mode Register Set
REFA
REFS
REFSX
TBST
MRS
HHL L L HXXX
HL L L L HXXX
L HHXXXXXX
L HL HHHXXX
HXL HHL XXX
H X L L L L L L V1
H=High Level, L=Low Level, V=Valid, X=Don't Care, n=CLK cycle number
NOTE:
1. A7-9,11-12=L, A0-A6 =Mode Address
Nov.2003
Page -6
Rev.1.1
11 Page | ||
| Páginas | Total 30 Páginas | |
| PDF Descargar | [ Datasheet A2V56S20BTP.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| A2V56S20BTP | 256Mb SDRAM | UST |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |