|
|
PDF ABX2088 Data sheet ( Hoja de datos )
| Número de pieza | ABX2088 | |
| Descripción | (ABX2088 / ABX2089) Low Phase Noise XO | |
| Fabricantes | Abracon Corporation | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de ABX2088 (archivo pdf) en la parte inferior de esta página. Total 6 Páginas | ||
|
No Preview Available !
www.DataSheet4U.com
ABX2088/89
Low Phase Noise XO (9.5-65MHz Output)
FEATURES
• 19MHz to 65MHz crystal input.
• Output range: 9.5MHz – 65MHz
• Complementary outputs: PECL or LVDS output.
• Selectable OE Logic (enable high or enable low).
• Supports 2.5V or 3.3V Power Supply.
• Available in 16 pin TSSOP package.
DESCRIPTION
The ABX2088 (PECL) and ABX2089 (LVDS) are XO
ICs specifically designed to work with fundamental
or 3rd OT crystals between 19MHz and 65MHz. The
selectable divide by two feature extends the
operation range from 9.5MHz to 65MHz. They
require very low current into the crystal resulting in
better overall stability. The OE logic feature allows
selection of enable high or enable low.
BLOCK DIAGRAM
Oscillator
X+ Amplifier
X-
O
Q
Q
S2
ABX208X Block Diagram
PIN CONFIGURATION
VDD
XIN
XOUT
DNC
S2
OE
N/C
GND
1
2
3
4
5
6
7
8
16 DNC
15 DNC
14 GNDBUF
13 QBAR
12 VDDBUF
11 Q
10 GNDBUF
9 GND
OUTPUT SELECTION AND ENABLE
OE_SELECT OE_CTRL
State
0
1 (Default)
0
1 (Default)
0 (Default)
1
Tri-state
Output enabled
Output enabled
Tri-state
Input selection: Bond to GND to set to “0”, bond to VDD to set to “1”
No connection results to “default” setting through
internal pull-up/-down.
OE_CTRL:
Logical states defined by PECL levels if
OE_SELECT is “1”
Logical states defined by CMOS levels if
OE_SELECT is “0”
OUTPUT FREQUENCY DIVIDE BY
TWO SELECTOR
S2 Output
0 Intput/2
1 Input
30332 Esperanza., Rancho Santa Margarita, Ca 92688 Ph: 949-546-8000 Fax: 949-546-8001 www.Abracon.com 03/21/05 Page 1
1 page  
www.DataSheet4U.com
ABX2088/89
Low Phase Noise XO (9.5-65MHz Output)
8. PECL Electrical Characteristics
PARAMETERS
Output High Voltage
Output Low Voltage
SYMBOL
VOH
VOL
CONDITIONS
RL = 50 Ω to (VDD – 2V)
(see figure)
MIN.
VDD – 1.025
MAX.
VDD – 1.620
UNITS
V
V
9. PECL Switching Characteristics
PARAMETERS
SYMBOL
CONDITIONS
MIN. TYP.
Clock Rise Time
Clock Fall Time
tr @20/80% - PECL
tf @80/20% - PECL
0.6
0.5
PECL Levels Test Circuit
OUT
VDD
PECL Output Skew
OUT
50Ω 2.0V
50%
MAX.
1.5
1.5
UNITS
ns
ns
OUT
50Ω
OUT
80%
50%
20%
OUT
tR
OUT
tSKEW
PECL Transistion Time Waveform
DUTY CYCLE
45 - 55%
55 - 45%
tF
30332 Esperanza., Rancho Santa Margarita, Ca 92688 Ph: 949-546-8000 Fax: 949-546-8001 www.Abracon.com 03/21/05 Page 5
5 Page | ||
| Páginas | Total 6 Páginas | |
| PDF Descargar | [ Datasheet ABX2088.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| ABX2088 | (ABX2088 / ABX2089) Low Phase Noise XO | Abracon Corporation |
| ABX2089 | (ABX2088 / ABX2089) Low Phase Noise XO | Abracon Corporation |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |