Datenblatt-pdf.com


3D7010 Schematic ( PDF Datasheet ) - Data Delay Devices

Teilenummer 3D7010
Beschreibung MONOLITHIC 10-TAP FIXED DELAY LINE
Hersteller Data Delay Devices
Logo Data Delay Devices Logo 




Gesamt 4 Seiten
3D7010 Datasheet, Funktion
www.DataSheet4U.com
MONOLITHIC 10-TAP
FIXED DELAY LINE
(SERIES 3D7010)
FEATURES
All-silicon, low-power CMOS technology*
TTL/CMOS compatible inputs and outputs
Vapor phase, IR and wave solderable
Auto-insertable (DIP package)
Low ground bounce noise
Leading- and trailing-edge accuracy
Delay range: 8 through 500ns
Delay tolerance: 5% or 2ns
Temperature stability: ±3% typical (0C-70C)
Vdd stability: ±2% typical (4.75V-5.25V)
Minimum input pulse width: 20% of total
delay
3D7010
PACKAGES
IN 1 14 VDD
N/C 2 13 O1
O2 3 12 O3
O4 4 11 O5
O6 5 10 O7
O8 6
9 O9
GND 7
8 O10
3D7010 DIP
3D7010G Gull-Wing
IN
N/C
N/C
O2
O4
O6
O8
GND
1
2
3
4
5
6
7
8
16 VDD
15 N/C
14 O1
13 O3
12 O5
11 O7
10 O9
9 O10
3D7010S
SOL (300 Mil)
For mechanical dimensions, click here.
FUNCTIONAL DESCRIPTION
The 3D7010 10-Tap Delay Line product family consists of fixed-delay
CMOS integrated circuits. Each package contains a single delay line,
tapped and buffered at 10 points spaced uniformly in time. Tap-to-tap
(incremental) delay values can range from 8ns through 50ns. The input
is reproduced at the outputs without inversion, shifted in time as per the
user-specified dash number. The 3D7010 is TTL- and CMOS-
compatible, capable of driving ten 74LS-type loads, and features both
rising- and falling-edge accuracy.
The all-CMOS 3D7010 integrated circuit has been designed as a
reliable, economic alternative to hybrid TTL fixed delay lines. It is
offered in a standard 14-pin auto-insertable DIP and a space saving
surface mount 16-pin SOIC.
PIN DESCRIPTIONS
IN
O1
O2
O3
O4
O5
O6
O7
O8
O9
O10
VDD
GND
Delay Line Input
Tap 1 Output (10%)
Tap 2 Output (20%)
Tap 3 Output (30%)
Tap 4 Output (40%)
Tap 5 Output (50%)
Tap 6 Output (60%)
Tap 7 Output (70%)
Tap 8 Output (80%)
Tap 9 Output (90%)
Tap 10 Output (100%)
+5 Volts
Ground
TABLE 1: PART NUMBER SPECIFICATIONS
PART NUMBER
DIP-14 SOIC-16
3D7010 3D7010S
3D7010G
-80 -80
-90 -90
-100
-100
-150
-150
-200
-200
-250
-250
-300
-300
-400
-400
-500
-500
TOLERANCES
TOTAL TAP-TO-TAP
DELAY
DELAY
(ns) (ns)
80 ± 4.0
8.0 ± 1.5
90 ± 4.5
9.0 ± 1.7
100 ± 5.0
10.0 ± 2.0
150 ± 7.5
15.0 ± 2.0
200 ± 10.0
20.0 ± 2.5
250 ± 12.5
25.0 ± 2.5
300 ± 15.0
30.0 ± 3.0
400 ± 20.0
40.0 ± 4.0
500 ± 25.0
50.0 ± 5.0
Max Operating
Frequency
4.17 MHz
3.70 MHz
3.33 MHz
2.22 MHz
1.67 MHz
1.33 MHz
1.11 MHz
0.83 MHz
0.67 MHz
INPUT RESTRICTIONS
Absolute Max Min Operating
Oper. Freq.
Pulse Width
31.2 MHz
27.8 MHz
25.0 MHz
16.7 MHz
12.5 MHz
10.0 MHz
8.33 MHz
6.25 MHz
5.00 MHz
120.0 ns
135.0 ns
150.0 ns
225.0 ns
300.0 ns
375.0 ns
450.0 ns
600.0 ns
750.0 ns
Absolute Min
Oper. P.W.
16.0 ns
18.0 ns
20.0 ns
30.0 ns
40.0 ns
50.0 ns
60.0 ns
80.0 ns
100.0 ns
NOTE: Any dash number between 80 and 500 not shown is also available.
1996 Data Delay Devices
Doc #96004
12/2/96
DATA DELAY DEVICES, INC.
3 Mt. Prospect Ave. Clifton, NJ 07013
1





SeitenGesamt 4 Seiten
PDF Download[ 3D7010 Schematic.PDF ]

Link teilen




Besondere Datenblatt

TeilenummerBeschreibungHersteller
3D7010MONOLITHIC 10-TAP FIXED DELAY LINEData Delay Devices
Data Delay Devices
3D7010GMONOLITHIC 10-TAP FIXED DELAY LINEData Delay Devices
Data Delay Devices
3D7010SMONOLITHIC 10-TAP FIXED DELAY LINEData Delay Devices
Data Delay Devices

TeilenummerBeschreibungHersteller
CD40175BC

Hex D-Type Flip-Flop / Quad D-Type Flip-Flop.

Fairchild Semiconductor
Fairchild Semiconductor
KTD1146

EPITAXIAL PLANAR NPN TRANSISTOR.

KEC
KEC


www.Datenblatt-PDF.com       |      2020       |      Kontakt     |      Suche