|
|
PDF ADC14DS095 Data sheet ( Hoja de datos )
| Número de pieza | ADC14DS095 | |
| Descripción | (ADC14DS065 - ADC14DS105) A/D Converter | |
| Fabricantes | National Semiconductor | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de ADC14DS095 (archivo pdf) en la parte inferior de esta página. Total 30 Páginas | ||
|
No Preview Available !
ADVANCE INFORMATION
February 2007
ADC14DS065/ADC14DS080/ADC14DS095/ADC14DS105
Dual 14-Bit, 65/80/95/105 MSPS A/D Converter with Serial
LVDS Outputs
General Description
NOTE: This is Advance Information for products current-
ly in development. ALL specifications are design targets
and are subject to change.
The ADC14DS065, ADC14DS080, ADC14DS095, and AD-
C14DS105 are high-performance CMOS analog-to-digital
converters capable of converting two analog input signals into
14-bit digital words at rates up to 65/80/95/105 Mega Samples
Per Second (MSPS) respectively. The digital outputs are se-
rialized and provided on differential LVDS signal pairs. These
converters use a differential, pipelined architecture with digital
error correction and an on-chip sample-and-hold circuit to
minimize power consumption and the external component
count, while providing excellent dynamic performance. A
unique sample-and-hold stage yields a full-power bandwidth
of 1 GHz. The ADC14DS065/080/095/105 may be operated
from a single +3.3V power supply. A power-down feature re-
duces the power consumption to very low levels while still
allowing fast wake-up time to full operation. The differential
inputs provide a 2V full scale differential input swing. A stable
1.2V internal voltage reference is provided, or the AD-
C14DS065/080/095/105 can be operated with an external
www.DataSheet4U.com 1.2V reference. Output data format (offset binary versus 2's
complement) and duty cycle stabilizer are pin-selectable. The
duty cycle stabilizer maintains performance over a wide range
of clock duty cycles.
The ADC14DS065/080/095/105 is available in a 60-lead LLP
package and operates over the industrial temperature range
of −40°C to +85°C.
Features
■ 1 GHz Full Power Bandwidth
■ Internal sample-and-hold circuit and precision reference
■ Low power consumption
■ Clock Duty Cycle Stabilizer
■ Single +3.3V supply operation
■ Offset binary or 2's complement output data format
■ Serial LVDS Outputs
■ 60-pin LLP package, (9x9x0.8mm, 0.5mm pin-pitch)
Key Specifications
■ For ADC14DS105
■ Resolution
■ Conversion Rate
■ SNR (fIN = 240 MHz)
■ SFDR (fIN = 240 MHz)
■ Full Power Bandwidth
■ Power Consumption
14 Bits
105 MSPS
72 dBFS (typ)
83 dBFS (typ)
1 GHz (typ)
1060 mW (typ)
Applications
■ High IF Sampling Receivers
■ Wireless Base Station Receivers
■ Test and Measurement Equipment
■ Communications Instrumentation
■ Portable Instrumentation
Connection Diagram
© 2007 National Semiconductor Corporation 202112
20211201
www.national.com
1 page  
Pin No.
Symbol
38 SD1_A+
37 SD1_A-
34 SD1_B+
33 SD1_B-
36 SD0_A+
35 SD0_A-
32 SD0_B+
31 SD0_B-
56 SPI_EN
55 SCSb
52 SCLK
54 SDI
Equivalent Circuit
Description
Serial Data Output 1 for Channel A. This is a differential LVDS pair
of signals that carries channel A ADC’s output in serialized form.
The serial data is provided synchronous with the OUTCLK output.
In Single-Lane mode each sample’s output is provided in
succession. In Dual-Lane mode every other sample output is
provided on this output. This differential output is always enabled
while the device is powered up. In power-down mode this output
holds the last logic state. A 100-ohm termination resistor must
always be used between this pair of signals at the far end of the
transmission line.
Serial Data Output 1 for Channel B. This is a differential LVDS pair
of signals that carries channel B ADC’s output in serialized form.
The serial data is provided synchronous with the OUTCLK output.
In Single-Lane mode each sample’s output is provided in
succession. In Dual-Lane mode every other sample output is
provided on this output. This differential output is always enabled
while the device is powered up. In power-down mode this output
holds the last logic state. A 100-ohm termination resistor must
always be used between this pair of signals at the far end of the
transmission line.
Serial Data Output 0 for Channel A. This is a differential LVDS pair
of signals that carries channel A ADC’s alternating samples’ output
in serialized form in Dual-Lane mode. The serial data is provided
synchronous with the OUTCLK output. In Single-Lane mode this
differential output is held in high impedance state. This differential
output is always enabled while the device is powered up. In power-
down mode this output holds the last logic state. A 100-ohm
termination resistor must always be used between this pair of
signals at the far end of the transmission line.
Serial Data Output 0 for Channel B. This is a differential LVDS pair
of signals that carries channel B ADC’s alternating samples’ output
in serialized form in Dual-Lane mode. The serial data is provided
synchronous with the OUTCLK output. In Single-Lane mode this
differential output is held in high impedance state. This differential
output is always enabled while the device is powered up. In power-
down mode this output holds the last logic state. A 100-ohm
termination resistor must always be used between this pair of
signals at the far end of the transmission line.
SPI Enable: The SPI interface is enabled when this signal is
asserted high. In this case the direct control pins have no effect.
When this signal is deasserted, the SPI interface is disabled and
the direct control pins are enabled.
Serial Chip Select: While this signal is asserted SCLK is used to
accept serial data present on the SDI input and to source serial
data on the SDO output. When this signal is deasserted, the SDI
input is ignored and the SDO output is in TRI-STATE mode.
Serial Clock: Serial data are shifted into and out of the device
synchronous with this clock signal.
Serial Data-In: Serial data are shifted into the device on this pin
while SCSb signal is asserted.
5 www.national.com
5 Page 
ADC14DS080 Converter Electrical Characteristics
This product is currently under development. As such, the parameters specified are DESIGN TARGETS. The specifica-
tions cannot be guaranteed until device characterization has taken place.
Unless otherwise specified, the following specifications apply: AGND = DRGND = 0V, VA = VDR = +3.0V, Internal VREF = +1.2V,
fCLK = 80 MHz, VCM = VCMO, CL = 5 pF/pin. Typical values are for TA = 25°C. Boldface limits apply for TMIN ≤ TA ≤ TMAX. All other
limits apply for TA = 25°C (Notes 8, 9)
Symbol
Parameter
Conditions
Typical
(Note 10)
Limits
Units
(Limits)
STATIC CONVERTER CHARACTERISTICS
Resolution with No Missing Codes
14 Bits (min)
INL Integral Non Linearity (Note 11)
LSB (max)
±1.5
LSB (min)
DNL
Differential Non Linearity
LSB (max)
±0.5
LSB (min)
Under Range Output Code
00
Over Range Output Code
16383 16383
REFERENCE AND ANALOG INPUT CHARACTERISTICS
VCMO
Common Mode Output Voltage
1.45
1.5 1.55
V (min)
V (max)
VCM Analog Input Common Mode Voltage
1.5
1.4
1.6
V (min)
V (max)
CIN
VIN Input Capacitance (each pin to
GND) (Note 12)
VIN = 1.5 Vdc
± 0.5 V
(CLK LOW)
(CLK HIGH)
8.5
3.5
pF
pF
VREF
External Reference Voltage
1.20
1.176
1.224
V (min)
V (max)
11 www.national.com
11 Page | ||
| Páginas | Total 30 Páginas | |
| PDF Descargar | [ Datasheet ADC14DS095.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| ADC14DS095 | (ADC14DS065 - ADC14DS105) A/D Converter | National Semiconductor |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |