|
|
PDF EM6621 Data sheet ( Hoja de datos )
| Número de pieza | EM6621 | |
| Descripción | Ultra-low power microcontroller | |
| Fabricantes | EM Microelectronic | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de EM6621 (archivo pdf) en la parte inferior de esta página. Total 30 Páginas | ||
|
No Preview Available !
(0 0,&52(/(&7521,& 0$5,1 6$
EM6621
Ultra Low Power Microcontroller with 4x20 LCD Driver
Features
• Low Power - 2.6 µA active mode, LCD On
- 0.5 µA standby mode, LCD Off
- 0.1 µA sleep mode
@ 1.5 V, 32 KHz, 20 ºC
• Low Voltage - 1.2 to 3.6 V
• 2 clocks per instruction cycle
• 72 basic instructions
• ROM 4k x 16 bits
• RAM 128 x 4 bits
• Max. 12 inputs ; port A, port B, port SP
• Max. 8 outputs ; port B, port SP
• Voltage Level Detector, 8 levels software
selectable from 1.2 V up to 4.0 V
• Melody, 7 tones + silence inclusive 4-bit timer
• Universal 10-bit counter, PWM, event counter
• Prescaler down to 1 second ( crystal = 32 KHz )
• 1/1000 sec 12 bit binary coded decimal counter
with hard or software start/stop function
• LCD 20 Segments, 3 or 4 times multiplexed
• 3 wire serial port , 8 bit, master and slave mode
• 5 external interrupts (port A, serial interface)
• 8 internal interrupts (3x prescaler, BCD counter
2x10-bit counter, melody timer, serial interface)
• timer watchdog and oscillation supervisor
Description
The EM6621 is an advanced single chip low cost
CMOS 4-bit microcontroller. It contains ROM, RAM,
LCD driver, power on reset, watchdog timer,
oscillation detection circuit, 10-bit up/down and
event counter, 1ms BCD counter, prescaler, voltage
level detector (Vld), serial interface and several
clock functions. The low voltage feature and low
power consumption make it the most suitable
controller for battery, stand alone and mobile
equipment. The EM6621 is manufactured using EM
Microelectronic's advanced low power (ALP) CMOS
process.
Typical Applications
• Timing device
• Automotive controls with display
• Intelligent display driver
• Measurement equipment
• Domestic appliance
• Interactive system with display
• Timer / sports timing devices
• Bicycle computers
• Safety and security devices
Figure 1. Architecture
Figure 2. Pin Configuration, TQFP52 10 * 10 * 1 mm
Copyright 2002, EM Microelectronic-Marin SA
1
03/02 REV. D/444
www.emmicroelectronic.com
1 page  
EM6621
Chip TQFP DIL
52 64
Signal Name
Function
Remarks
35 35
51
PB[1]
Input/output, open drain
Port B data[1] I/O or
port B terminal 1
Ck[11] output
36 36
52
PB[2]
Input/output, open drain
port B terminal 2
Port B data[2] I/O or
Ck[16] output
37 37
53
PB[3]
Input/output, open drain
Port B data[3] I/O or
port B terminal 3
PWM output
38 38
54
PA[0]
Input port A terminal 0
TestVar 1
Event counter
39 39
55
PA[1]
Input port A terminal 1
TestVar 2
40 40
58
PA[2]
Input port A terminal 2
TestVar 3
41 41
59
PA[3]
Input port A terminal 3
Event counter,
MSC start/stop control
42 42
60
Buzzer
Output Buzzer terminal
43 43
61
Strobe
Output Strobe terminal
µP reset state or/and port B write
or sleep flag out
44 44 62 Vbat = VDD
Positive power supply
MFP Connection
45 45
63
Vreg
Internal voltage regulator
Connect to minimum 100nF,
MFP connection
46 46
64
Qin/Osc1
Crystal terminal 1
32 KHz crystal, MFP connection
47 47 2 Qout /Osc2
Crystal terminal 2
32 KHz crystal, MFP connection
48 48
3
VSS
Negative power supply
ref. terminal, MFP connection
49 49
4
C2B
Voltage multiplier
Not needed if ext. supply
50 50
5
C2A
Voltage multiplier
Not needed if ext. supply
51 51
6
C1B
Voltage multiplier
Not needed if ext. supply
52 52
7
C1A
Voltage multiplier
Not needed if ext. supply
Gray shaded areas : Terminals needed for MFP programming connections (VDD, Vreg, Qin, Qout, Test).
Figure 3. Typical Configuration
LC D D isplay
C rys ta l
All Capacitors 100nF
C1
VL1
CO M[4:1]
SEG [20:1]
Q in O out
C1 VL2
C1
VL3
C1A
C2 C1B
C2 C2A
C2B
EM6621
Reset
VDD (Vbat)
Vreg
Port A
Test
Port B
Port SP
Buzzer
S tro b e
VSS
C3 C4
Copyright 2002, EM Microelectronic-Marin SA
5
03/02 REV. D/444
www.emmicroelectronic.com
5 Page 
EM6621
5. Oscillator and Prescaler
5.1 Oscillator
A built-in crystal oscillator generates the system operating clock for the CPU and peripheral blocks, from an
externally connected crystal (typically 32.768kHz). The oscillator circuit is supplied by the regulated voltage,
Vreg. In sleep mode the oscillator is stopped.
EM’s special design techniques guarantee the low current consumption of this oscillator. The external
impedance between the oscillator pads must be greater than 10MOhm. Connection of any other components to
the two oscillator pads must be confirmed by EM Microelectronic-Marin SA.
5.2 Prescaler
The prescaler consists of fifteen elements divider chain which delivers clock signals for the peripheral circuits
such as timer/counter, buzzer, LCD voltage multiplier, debouncer and edge detectors, as well as generating
prescaler interrupts. The input to the prescaler is the system clock signal. Power on initializes the prescaler to
Hex(0001).
Table 5.2.1 Prescaler Clock Name Definition
Function
System clock
System clock / 2
System clock / 4
System clock / 8
System clock/ 16
System clock / 32
System clock / 64
System clock / 128
Name
Ck[16]
Ck[15]
Ck[14]
Ck[13]
Ck[12]
Ck[11]
Ck[10]
ck [9]
32 KHz Xtal
32768 Hz
16384 Hz
8192 Hz
4096 Hz
2048 Hz
1024 Hz
512 Hz
256 Hz
Function
System clock / 256
System clock / 512
System clock / 1024
System clock / 2048
System clock / 4096
System clock / 8192
System clock / 16384
System clock / 32768
Name
Ck[8]
Ck[7]
Ck[6]
Ck[5]
Ck[4]
Ck[3]
Ck[2]
Ck[1]
32 KHz Xtal
128 Hz
64 Hz
32 Hz
16 Hz
8 Hz
4 Hz
2 Hz
1 Hz
Table 5.2.2 Control of Prescaler Register RegPresc
Bit Name
Reset R/W Description
3 PWMOn 0
R/W see 10 bit counter
2 ResPresc 0
R/W Write Reset prescaler
1 -> Resets the divider chain
from Ck[14] down to
Ck[2], sets Ck[1].
0 -> No action.
1 PrIntSel 0
0 DebSel 0
The Read value is always ’0’
R/W Interrupt select.
0 -> Interrupt from Ck[4]
1 -> Interrupt from Ck[6]
R/W Debouncer clock select.
0 -> Debouncer with Ck[8]
1 -> Debouncer with Ck[11]
or Ck[14]
Figure 8. Prescaler Frequency Timing
Prescaler Reset
System Clock
Ck[16]
Ck[15]
Ck[14]
Ck[2]
Ck[1]
Horizontal Scale Change
First positive edge of 1 Hz clock is 1s after
the falling reset edge
With DebSel = 1 one may choose either the Ck[11] or Ck[14] debouncer frequency by selecting the
corresponding metal mask option. Relative to 32kHz the corresponding max. debouncer times are then 2 ms or
0.25 ms. For the metal mask selection refer to chapter 18.1.6.
Switching the PrIntSel may generate an interrupt request. Avoid it with MaskIRQ32/8 = 0 selection during the
switching operation.
Copyright 2002, EM Microelectronic-Marin SA
11
03/02 REV. D/444
www.emmicroelectronic.com
11 Page | ||
| Páginas | Total 30 Páginas | |
| PDF Descargar | [ Datasheet EM6621.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| EM6620 | Ultra-low power microcontroller | EM Microelectronic |
| EM6621 | Ultra-low power microcontroller | EM Microelectronic |
| EM6622 | Ultra-low power microcontroller | EM Microelectronic |
| EM6625 | Ultra-low power microcontroller | EM Microelectronic |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |