Datenblatt-pdf.com


3940 Schematic ( PDF Datasheet ) - Allegro Micro Systems

Teilenummer 3940
Beschreibung H-bridge Power MOSFET Controller
Hersteller Allegro Micro Systems
Logo Allegro Micro Systems Logo 




Gesamt 9 Seiten
3940 Datasheet, Funktion
39430940
ADVANCED DATASHEET – 4/9/03
(Subject to change without notice.)
H-BRIDGE POWER
MOSFET CONTROLLER
VDRAIN 1
28 VDSTH
LSS 2
27 IDEAD
GLB 3
26 LONG
SB 4
25 RESET
GHB 5
24 PHASE
CB 6
VIN 7
VREG13 8
23 ENABLE
A3940LP, LW 22 SR
21 MODE
CA 9
20 VREG5
GHA 10
19 OVSET
SA 11
18 FAULT
GLA 12
17 GND
VBB 13
16 CP1
CP2 14
15 VCP
ABSOLUTE MAXIMUM RATINGS
Load Supply Voltages
VBB, Vdrain, CP1 …………. -0.6 V to +40 V
Logic Input/Output Voltage Range,
Vin/out ……………. -0.3 V to +6.5 V
LSS Voltage................................ -2 V to + 6.5 V
Pins SA/SB .................................... -2 V to +45 V
Pins GHA/GHB ................................ -2 to + 55 V
Pins CA/CB………….………….…-0.6 to + 55 V
Pins CP2/VCP/VIN ..……………–0.6 to + 52 V
Operating Temperature Range,
TA ............................ -40 °C to +135 °C
Max. Junction Temperature, TJ ............... +150 °C
Storage Temperature Range,
TS............................. -55 °C to +150 °C
------------------------------------------------------------
THERMAL IMPEDANCE, typical (Ta = +25 °C)*
A3940LP, θ JA ……………………. 28 °C/W
A3940LW, θ JA …………………… 44 °C/W
* Measured with JEDEC standard “High K” 4 layer
board.
The A3940 was designed specifically for driving high power DC
motors in automotive applications. The A3940 provides four high current gate
drive outputs capable of driving a wide range of power N-channel MOSFETs.
Bootstrap capacitors are utilized to provide the above battery supply
voltage required for N-channel FETs. An internal charge pump for the high-
side will allow for DC (100% duty cycle) operation of the bridge.
PHASE and ENABLE input terminals are provided for use in
controlling the speed and direction of a DC motor with externally applied
PWM control signals.
Protection features include supply under-voltage and over-voltage,
programmable deadtime adjustment for cross-conduction protection, thermal
shutdown, and motor lead short-to-supply and short-to-ground protection.
The A3940 is available in 28L low profile (1mm) e-TSSOP
packaging (LP) which has an exposed pad solderable to PCB layers for
improved thermal and electrical performance. Also, it is available in the wide-
body, SOIC (LW) package.
www.DataSheet4U.com
FEATURES
„ High Current Gate Drive for Driving
a Wide Range of N-ch MOSFET’s
„ Charge Pump to boost gate drive at
low battery input conditions.
„ Bootstrapped Gate Drive with
Charge Pump for 100% Duty Cycle
„ Synchronous Rectification
„ Fault Diagnostic Output
„ Adjustable Dead Time Cross-
Conduction Protection
„ Motor Lead Short-to-Ground
and Short-to- Supply
Protection.
„ Thermal Shutdown
„ Gate Drive for External
Reverse Battery MOSFET
„ Under-voltage Protection
„ Over-voltage Protection
„ -40 °C to 150 °C, Tj Operation






3940 Datasheet, Funktion
H-BRIDGE POWER MOSFET CONTROLLER
Pin Descriptions
GLB/GLA. Low-side gate drive outputs for external
MOSFET drivers. External series gate resistors can be used
to control slew rate seen at the power MOSFET’s gate.
SB/SA. Directly connected to the motor terminals, these
pins sense the voltages switched across the load. The pin is
also connected to the negative side of the bootstrap capacitor
and is the negative supply connection for the floating high-
side drive.
GHB/GHA. High-side gate drive outputs for N-channel
MOSFET drivers. External series gate resistors can be used
to control slew rate seen at the power driver gate.
CB/CA. High-side connection for bootstrap capacitor and
positive supply for high-side gate drive. The bootstrap
capacitor is charged to approximately VREG13 -1.5V when
the output Sx terminal is low. When the output swings high,
the voltage on this pin rises with the output to provide the
boosted gate voltage needed for N-channel power
MOSFETs.
RESET. Control input to put device into minimum power
consumption mode and to clear latched faults. When HIGH,
enables the device. When LOW, triggers sleep mode.
Internally pulled down via 50K resistor.
ENABLE. When High, enables direct control of the output
drivers via the Phase pin, as in PWM controls, and ignores
the Mode and SR pins. Internally pulled down via 50K
resistor.
MODE. Logic input to set current decay method. When
HIGH, Slow Decay Mode switches off the high-side FET in
response to a PWM “Off” command. When LOW, Fast
Decay Mode switches off the source and sink MOSFETs in
the bridge. Internally pulled down via 50K resistor.
PHASE. Direction Control. When HIGH, enables
GHA/GLB, resulting in current from SA to SB (Forward).
When LOW, enables gate drive outputs GHB/GLA and
current will go from SB to SA (Reverse). Internally pulled
down via 50K resistor.
SR. When HIGH, enables synchronous rectification. When
LOW, disables the synchronous rectification. Internally
pulled down via 50K resistor.
IDEAD. Analog input current set by resistor to ground
controls basic Deadtime. Open pin gives unspecified long
Deadtime. Always use Rdead < 500K. Videad = 2.0 V.
LONG. When HIGH, selects long Deadtimes. When LOW,
selects short Deadtimes. Internally pulled down via 50K
resistor.
OVSET. Analog Input to set the VBB over-voltage
threshold. Connect to VREG5 for very high threshold. This
effectively eliminates the over-voltage protection.
VDRAIN. Kelvin connection for Short-to-Ground monitor.
VDSTH. Analog input sets Short-to-Ground, Short-to-
Battery threshold level. If the drain-source voltage exceeds
this value during an ON state, a fault will be asserted.
CP1. Charge pump capacitor, negative side. When not
using the CP leave this pin open.
CP2. Charge pump capacitor, positive side. When not using
the CP leave this pin open.
VCP. Charge Pump output gate drive for reverse battery
MOSFET. When not using the CP connect this pin to Vbb.
VIN. Vreg13 Linear Regulator input supply. When not
connected to VCP connect to Vbb or Vbat.
VREG5. 5V regulated output. Powers internal logic.
VREG13. Regulated output to power gate drivers and
bootstrap capacitors.
VBB. Motor Supply or Battery Connection.
LSS. Return for low-side drivers. This pin should always
be connected to the source terminal of low-side power
MOSFETs. Reference connection for Short-to-Battery
monitor.
GND. Common ground.
[e-PAD. Although not a pin this exposed heat sink pad on
the back of the package is solderable to PCB and is
internally connected to the GND pin.]
FAULT. Open drain output. HIGH indicates fault
condition. Use external pull-up resistor to VREG5 or to
digital controller. Causes a COAST when asserted.

6 Page







SeitenGesamt 9 Seiten
PDF Download[ 3940 Schematic.PDF ]

Link teilen




Besondere Datenblatt

TeilenummerBeschreibungHersteller
3940H-bridge Power MOSFET ControllerAllegro Micro Systems
Allegro Micro Systems
3946Half-bridge Power MOSFET ControllerAllegro Micro Systems
Allegro Micro Systems
3948DMOS FULL-BRIDGE PWM MOTOR DRIVERAllegro MicroSystems
Allegro MicroSystems

TeilenummerBeschreibungHersteller
CD40175BC

Hex D-Type Flip-Flop / Quad D-Type Flip-Flop.

Fairchild Semiconductor
Fairchild Semiconductor
KTD1146

EPITAXIAL PLANAR NPN TRANSISTOR.

KEC
KEC


www.Datenblatt-PDF.com       |      2020       |      Kontakt     |      Suche