Datenblatt-pdf.com


CAT24C208 Schematic ( PDF Datasheet ) - Catalyst Semiconductor

Teilenummer CAT24C208
Beschreibung 8-Kb Dual Port Serial EEPROM
Hersteller Catalyst Semiconductor
Logo Catalyst Semiconductor Logo 




Gesamt 13 Seiten
CAT24C208 Datasheet, Funktion
CAT24C208
8-Kb Dual Port Serial EEPROM
FEATURES
I Supports Standard and Fast I2C protocol*
I 2.5V to 5.5V operation
I 16-byte page write buffer
I Schmitt triggers and noise protection filters
on I2C bus input
I Low power CMOS technology
I 1,000,000 program/erase cycles
I 100 year data retention
I Industrial temperature range
I RoHS-compliant 8-lead SOIC package
DESCRIPTION
The CAT24C208 is an 8-Kbit Dual Port Serial CMOS
EEPROM internally organized as 4 segments of 256
bytes each. The CAT24C208 features a 16-byte page
write buffer and can be accessed from either of two
separate I2C compatible ports, DSP (SDA, SCL) and
DDC (SDA, SCL).
Arbitration between the two interface ports is automatic
and allows the appearance of individual access to the
memory from each interface.
For Ordering Information details, see page 12.
www.DataSheet4U.com
BLOCK DIAGRAM
DSP VCC
DSP SCL
DSP SDA
DISPLAY
CONTROL
LOGIC
D
E
C
O
D
E
R
S
ARBITRATION
LOGIC
1K X 8
MEMORY
ARRAY
DDC VCC
D
E
C
O
D
DDC
CONTROL
DDC SCL
E
LOGIC
DDC SDA
R
S
VSS
CONFIGURATION
REGISTER
EDID SEL
* Catalyst Semiconductor is licensed by Philips Corporation to carry the I2C Bus Protocol.
© 2006 by Catalyst Semiconductor, Inc.
Characteristics subject to change without notice
1
Doc. No. 1044, Rev. F






CAT24C208 Datasheet, Funktion
CAT24C208
I2C Bus Protocol
The following defines the features of the I2C bus protocol:
(1) Data transfer may be initiated only when the bus is
not busy.
(2) During a data transfer, the data line must remain
stable whenever the clock line is high. Any changes
in the data line while the clock line is high will be
interpreted as a START or STOP condition.
START Condition
The START Condition precedes all commands to the
device, and is defined as a HIGH to LOW transition of
either SDA when the respective SCL is HIGH. The
CAT24C208 monitors the SDA and SCL lines and will
not respond until this condition is met.
STOP Condition
A LOW to HIGH transition of SDA when SCL is HIGH
determines the STOP condition. All operations must end
with a STOP condition.
Acknowledge
After a successful data transfer, each receiving device is
required to generate an acknowledge. The acknowledging
device pulls down the respective SDA line during the ninth
clock cycle, signaling that it received the 8 bits of data.
The CAT24C208 responds with an acknowledge after
receiving a START condition and its slave address. If the
device has been selected along with a write operation, it
responds with an acknowledge after receiving each 8-bit
byte.
When the CAT24C208 is in a READ mode it transmits 8
bits of data, releases the respective SDA line, and
monitors the line for an acknowledge. Once it receives
this acknowledge, the CAT24C208 will continue to
transmit data. If no acknowledge is sent by the Master,
the device terminates data transmission and waits for a
STOP condition.
After an unsuccessful data transfer an acknowledge will
not be issued (NACK) by the slave (CAT24C208), and
the master should abort the sequence. If continued the
device will read from or write to the wrong address in the
two instruction format with the segment pointers.
Figure 2. Acknowledge Timing
SCL FROM
MASTER
BUS RELEASE DELAY (TRANSMITTER)
18
DATA OUTPUT
FROM TRANSMITTER
DATA OUTPUT
FROM RECEIVER
START
ACK DELAY
BUS RELEASE DELAY (RECEIVER)
9
ACK SETUP
Doc. No. 1044, Rev. F
6
© 2006 by Catalyst Semiconductor, Inc.
Characteristics subject to change without notice

6 Page









CAT24C208 pdf, datenblatt
CAT24C208
EXAMPLE OF ORDERING INFORMATION
Prefix Device #
Suffix
CAT
24C208
W
I – G T3
Company ID Product Number
24C208
Temperature Range
I = Industrial (-40°C to 85°C)
Tape & Reel
T: Tape & Reel
3: 3000/Reel
Package
W: SOIC
Lead Finish
G: NiPdAu (PPF)
Notes:
(1) All packages are RoHS-compliant (Lead-free, Halogen-free).
(2) The standard lead finish is NiPdAu.
(3) This device used in the above example is a CAT24C208WI-GT3 (SOIC, Industrial Temperature, NiPdAu, Tape & Reel)
(4) For additional package and temperature options, please contact your nearest Catalyst Semiconductor Sales office.
Doc. No. 1044, Rev. F
12
© 2006 by Catalyst Semiconductor, Inc.
Characteristics subject to change without notice

12 Page





SeitenGesamt 13 Seiten
PDF Download[ CAT24C208 Schematic.PDF ]

Link teilen




Besondere Datenblatt

TeilenummerBeschreibungHersteller
CAT24C2088-Kb Dual Port Serial EEPROMCatalyst Semiconductor
Catalyst Semiconductor
CAT24C2088 kb Dual Port Serial EEPROMON Semiconductor
ON Semiconductor

TeilenummerBeschreibungHersteller
CD40175BC

Hex D-Type Flip-Flop / Quad D-Type Flip-Flop.

Fairchild Semiconductor
Fairchild Semiconductor
KTD1146

EPITAXIAL PLANAR NPN TRANSISTOR.

KEC
KEC


www.Datenblatt-PDF.com       |      2020       |      Kontakt     |      Suche