|
|
Número de pieza | LFEC1 | |
Descripción | (LFEC Series) LatticeECP/EC Family Data Sheet | |
Fabricantes | Lattice Semiconductor | |
Logotipo | ||
Hay una vista previa y un enlace de descarga de LFEC1 (archivo pdf) en la parte inferior de esta página. Total 30 Páginas | ||
No Preview Available ! www.DataSheet4U.com
LatticeECP/EC Family Data Sheet
Version 01.3
1 page Lattice Semiconductor
Architecture
LatticeECP/EC Family Data Sheet
Figure 2-1. Simplified Block Diagram, LatticeECP/EC Device (Top Level)
Programmable I/O Cell
(PIC) includes sysIO
Interface
sysMEM Embedded
Block RAM (EBR)
sysCONFIG Programming
Port (includes dedicated
and dual use pins)
JTAG Port
PFF (PFU without
RAM)
sysCLOCK PLL
Programmable
Functional Unit (PFU)
Figure 2-2. Simplified Block Diagram, LatticeECP-DSP Device (Top Level)
Programmable I/O Cell
(PIC) includes sysIO
Interface
sysMEM Embedded
Block RAM (EBR)
sysCONFIG Programming
Port (includes dedicated
and dual use pins)
sysDSP Block
Programmable
Functional Unit (PFU)
2-2
JTAG Port
PFF (Fast PFU
without RAM/ROM)
sysCLOCK PLL
5 Page Lattice Semiconductor
Architecture
LatticeECP/EC Family Data Sheet
Secondary Clock Sources
LatticeECP/EC devices have four secondary clock resources per quadrant. The secondary clock branches are
tapped at every PFU. These secondary clock networks can also be used for controls and high fanout data. These
secondary clocks are derived from four clock input pads and 16 routing signals as shown in Figure 2-7.
Figure 2-7. Secondary Clock Sources
From
Routing
From
Routing
From
Routing
From
Routing
From Routing
From Routing
From Routing
From Routing
20 Secondary Clock Sources
To Quadrant Clock Selection
From Routing
From Routing
From Routing
From Routing
From
Routing
From
Routing
From
Routing
From
Routing
Clock Routing
The clock routing structure in LatticeECP/EC devices consists of four Primary Clock lines and a Secondary Clock
network per quadrant. The primary clocks are generated from MUXs located in each quadrant. Figure 2-8 shows
this clock routing. The four secondary clocks are generated from MUXs located in each quadrant as shown in
Figure 2-9. Each slice derives its clock from the primary clock lines, secondary clock lines and routing as shown in
Figure 2-10.
2-8
11 Page |
Páginas | Total 30 Páginas | |
PDF Descargar | [ Datasheet LFEC1.PDF ] |
Número de pieza | Descripción | Fabricantes |
LFEC1 | (LFEC Series) LatticeECP/EC Family Data Sheet | Lattice Semiconductor |
LFEC10 | (LFEC Series) LatticeECP/EC Family Data Sheet | Lattice Semiconductor |
LFEC10E | (LFEC Series) LatticeECP/EC Family Data Sheet | Lattice Semiconductor |
LFEC15 | (LFEC Series) LatticeECP/EC Family Data Sheet | Lattice Semiconductor |
Número de pieza | Descripción | Fabricantes |
SLA6805M | High Voltage 3 phase Motor Driver IC. |
Sanken |
SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
Analog Devices |
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |