Datenblatt-pdf.com


GS88136B Schematic ( PDF Datasheet ) - GSI

Teilenummer GS88136B
Beschreibung (GS88118B - GS88136B) Sync Burst SRAMs
Hersteller GSI
Logo GSI Logo 




Gesamt 39 Seiten
GS88136B Datasheet, Funktion
www.DataSheet4U.com
GS88118B(T/D)/GS88132B(T/D)/GS88136B(T/D)
100-pin TQFP & 165-bump BGA 512K x 18, 256K x 32, 256K x 36
Commercial Temp
Industrial Temp
9Mb Sync Burst SRAMs
333 MHz150 MHz
2.5 V or 3.3 V VDD
2.5 V or 3.3 V I/O
Flow Through/Pipeline Reads
Features
The function of the Data Output register can be controlled by
• IEEE 1149.1 JTAG-compatible Boundary Scan
• 2.5 V or 3.3 V +10%/–10% core power supply
• 2.5 V or 3.3 V I/O supply
• LBO pin for Linear or Interleaved Burst mode
• Internal input resistors on mode pins allow floating mode pins
the user via the FT mode pin (Pin 14). Holding the FT mode
pin low places the RAM in Flow Through mode, causing
output data to bypass the Data Output Register. Holding FT
high places the RAM in Pipeline mode, activating the rising-
edge-triggered Data Output Register.
• Byte Write (BW) and/or Global Write (GW) operation
SCD Pipelined Reads
• Internal self-timed write cycle
The GS88118B(T/D)/GS88132B(T/D)/GS88136B(T/D) is a
• Automatic power-down for portable applications
SCD (Single Cycle Deselect) pipelined synchronous SRAM.
• JEDEC-standard 100-lead TQFP and 165-bump BGA
DCD (Dual Cycle Deselect) versions are also available. SCD
packages
SRAMs pipeline deselect commands one stage less than read
• RoHS-compliant 100-lead TQFP and 165-bump BGA
commands. SCD RAMs begin turning off their outputs
packages available
immediately after the deselect command has been captured in
the input registers.
Functional Description
Byte Write and Global Write
Applications
Byte write operation is performed by using Byte Write enable
The GS88118B(T/D)/GS88132B(T/D)/GS88136B(T/D) is a
(BW) input combined with one or more individual byte write
9,437,184-bit high performance synchronous SRAM with a 2- signals (Bx). In addition, Global Write (GW) is available for
bit burst address counter. Although of a type originally
writing all bytes at one time, regardless of the Byte Write
developed for Level 2 Cache applications supporting high
control inputs.
performance CPUs, the device now finds application in
synchronous SRAM applications, ranging from DSP main
store to networking chip set support.
Sleep Mode
Low power (Sleep mode) is attained through the assertion
(High) of the ZZ signal, or by stopping the clock (CK).
Controls
Memory data is retained during Sleep mode.
Addresses, data I/Os, chip enable (E1, E2), address burst
control inputs (ADSP, ADSC, ADV) and write control inputs
(Bx, BW, GW) are synchronous and are controlled by a
positive-edge-triggered clock input (CK). Output enable (G)
and power down control (ZZ) are asynchronous inputs. Burst
cycles can be initiated with either ADSP or ADSC inputs. In
Burst mode, subsequent burst addresses are generated
Core and Interface Voltages
The GS88118B(T/D)/GS88132B(T/D)/GS88136B(T/D)
operates on a 2.5 V or 3.3 V power supply. All input are 3.3 V
and 2.5 V compatible. Separate output power (VDDQ) pins are
used to decouple output noise from the internal circuits and are
3.3 V and 2.5 V compatible.
internally and are controlled by ADV. The burst address
counter may be configured to count in either linear or
interleave order with the Linear Burst Order (LBO) input. The
Burst function need not be used. New addresses can be loaded
on every cycle with no degradation of chip performance.
Paramter Synopsis
-333 -300 -250 -200 -150 Unit
Pipeline
3-1-1-1
Flow Through
2-1-1-1
tKQ
tCycle
Curr (x18)
Curr (x32/x36)
tKQ
tCycle
Curr (x18)
Curr (x32/x36)
2.5 2.5 2.5 3.0 3.8 ns
3.0 3.3 4.0 5.0 6.7 ns
250 230 200 170 140 mA
290 265 230 195 160 mA
4.5 5.0 5.5 6.5 7.5 ns
4.5 5.0 5.5 6.5 7.5 ns
200 185 160 140 128 mA
230 210 185 160 145 mA
Rev: 1.05 11/2005
1/39
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
© 2002, GSI Technology






GS88136B Datasheet, Funktion
GS88118B(T/D)/GS88132B(T/D)/GS88136B(T/D)
165 Bump BGA—x18 Commom I/O—Top View (Package D)
1 2 3 4 5 6 7 8 9 10 11
A NC A E1 BB NC E3 BW ADSC ADV A A
A
B NC A E2 NC BA CK GW G ADSP A NC B
C
NC NC VDDQ VSS VSS VSS VSS VSS VDDQ NC DQA
C
D
NC DQB VDDQ VDD VSS VSS VSS VDD VDDQ NC DQA
D
E
NC DQB VDDQ VDD VSS VSS VSS VDD VDDQ NC DQA
E
F
NC DQB VDDQ VDD VSS VSS VSS VDD VDDQ NC DQA
F
G
NC DQB VDDQ VDD VSS VSS VSS VDD VDDQ NC DQA
G
H FT MCL NC VDD VSS VSS VSS VDD NC NC ZZ H
J DQB NC VDDQ VDD VSS VSS VSS VDD VDDQ DQA NC
J
K DQB NC VDDQ VDD VSS VSS VSS VDD VDDQ DQA NC
K
L DQB NC VDDQ VDD VSS VSS VSS VDD VDDQ DQA NC
L
M DQB NC VDDQ VDD VSS VSS VSS VDD VDDQ DQA NC
M
N DQB NC VDDQ VSS NC NC NC VSS VDDQ NC NC
N
P
NC NC
A
A TDI A1 TDO A
A
A
A
P
R LBO NC A A TMS A0 TCK A A A A
R
11 x 15 Bump BGA—13mm x 15 mm Body—1.0 mm Bump Pitch
Rev: 1.05 11/2005
6/39
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
© 2002, GSI Technology

6 Page









GS88136B pdf, datenblatt
GS88118B(T/D)/GS88132B(T/D)/GS88136B(T/D)
Byte Write Truth Table
Function GW BW BA BB BC BD Notes
Read
HHX X X X 1
Read
HLHHHH1
Write byte a
H
L
L
H
H
H 2, 3
Write byte b
H
L
H
L
H
H 2, 3
Write byte c
H
L
H
H
L
H 2, 3, 4
Write byte d
H
L
H
H
H
L 2, 3, 4
Write all bytes
H
L
L
L
L
L 2, 3, 4
Write all bytes
L
X
X
X
X
X
Notes:
1. All byte outputs are active in read cycles regardless of the state of Byte Write Enable inputs.
2. Byte Write Enable inputs BA, BB, BC and/or BD may be used in any combination with BW to write single or multiple bytes.
3. All byte I/Os remain High-Z during all write operations regardless of the state of Byte Write Enable inputs.
4. Bytes “C” and “D” are only available on the x36 version.
Rev: 1.05 11/2005
12/39
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
© 2002, GSI Technology

12 Page





SeitenGesamt 39 Seiten
PDF Download[ GS88136B Schematic.PDF ]

Link teilen




Besondere Datenblatt

TeilenummerBeschreibungHersteller
GS88136A(GS88118A - GS88136A) Synchronous Burst SRAMsGSI
GSI
GS88136B(GS88118B - GS88136B) Sync Burst SRAMsGSI
GSI
GS88136T(GS88118 / GS88136T) Sync Burst SRAMsGSI
GSI

TeilenummerBeschreibungHersteller
CD40175BC

Hex D-Type Flip-Flop / Quad D-Type Flip-Flop.

Fairchild Semiconductor
Fairchild Semiconductor
KTD1146

EPITAXIAL PLANAR NPN TRANSISTOR.

KEC
KEC


www.Datenblatt-PDF.com       |      2020       |      Kontakt     |      Suche