|
|
PDF AD8335 Data sheet ( Hoja de datos )
| Número de pieza | AD8335 | |
| Descripción | Low Cost Variable Gain Amplifier | |
| Fabricantes | Analog Devices | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de AD8335 (archivo pdf) en la parte inferior de esta página. Total 29 Páginas | ||
|
No Preview Available !
Data Sheet
FEATURES
Low noise preamplifier (PrA)
Voltage noise = 1.3 nV/√Hz typical
Current noise = 2.4 pA/√Hz typical
NF = 7 dB (RS = RIN = 50 Ω)
Single-ended input; VIN maximum = 625 mV p-p
Active input match
Input SNR (noise bandwidth = 20 MHz) = 92 dB
VGA
Differential output
VOUT maximum = 5 V p-p, RL = 500 Ω differential
Gain range (8 dB output gain step)
−10 dB to +38 dB—low gain mode
−2 dB to +46 dB—high gain mode
Accurate linear-in-dB gain control
PrA + VGA performance
−3 dB bandwidth of 85 MHz
Excellent overload performance
Supply: 5 V
Power consumption
95 mW/channel (380 mW total)
65 mW/channel (PrA off; 260 mW total)
Power-down
APPLICATIONS
Medical imaging (ultrasound, gamma cameras)
Sonar
Test and measurement
Precise, stable wideband gain control
GENERAL DESCRIPTION
The AD8335 is a quad variable gain amplifier (VGA) with
low noise preamplifier intended for cost and power sensitive
applications. Each channel features a gain range of 48 dB, fully
differential signal paths, active input preamplifier matching,
and user-selectable maximum gains of 46 dB and 38 dB.
Individual gain controls are provided for each channel.
The preamplifier (PrA) has a single-ended to differential gain of
×8 (18.06 dB) and accepts input signals ≤625 mV p-p. PrA noise is
1.2 nV/√Hz and the combined input referred voltage noise of
the PrA and VGA is 1.3 nV/√Hz at maximum gain.
Quad Low Noise, Low Cost
Variable Gain Amplifier
AD8335
FUNCTIONAL BLOCK DIAGRAM
PIP1
PMD1
POP2
PMD2
PIP2
PON2
VCM2
VIP2
VIN2
VIN3
VIP3
VCM3
PON3
PIP3
PMD3
POP3
PMD4
PIP4
18dB
VMD1
18dB
VMD2
AD8335
18dB
VMD3
18dB
VMD4
ATTEN
–48dB TO
0dB
20dB
TO
28dB
VOH1
VOL1
INTERPOLATOR GAIN INT
INTERPOLATOR GAIN INT
ATTEN
–48dB TO
0dB
20dB
TO
28dB
ATTEN
–48dB TO
0dB
20dB
TO
28dB
VGN1
SL12
VGN2
VOL2
VOH2
VOH3
VOL3
INTERPOLATOR GAIN INT
INTERPOLATOR GAIN INT
ATTEN
–48dB TO
0dB
20dB
TO
28dB
VGN3
SL34
VGN4
VOL4
VOH4
Figure 1.
Assuming a 20 MHz noise bandwidth (NBW), the Nyquist
frequency for a 40 MHz ADC, the input SNR is 92 dB. The
HLxx pin optimizes the output SNR for 10-bit and 12-bit
ADCs with 1 V p-p or 2 V p-p full-scale (FS) inputs.
Channel 1 and Channel 2 are enabled through the EN12 pin, and
Channel 3 and Channel 4 are enabled through the EN34 pin.
For VGA only applications, the PrAs can be powered down,
significantly reducing power consumption.
The AD8335 is available in a 64-lead lead frame chip scale
package (9 mm × 9 mm) for the industrial temperature range
of −40°C to +85°C.
Rev. B
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other
rights of third parties that may result from its use. Specifications subject to change without notice. No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarksandregisteredtrademarksarethepropertyoftheirrespectiveowners.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700
www.analog.com
Fax: 781.461.3113 ©2004–2012 Analog Devices, Inc. All rights reserved.
1 page  
AD8335
Data Sheet
Parameter
Two-Tone IMD3 Distortion
Output IP3 (OIP3)
Channel-to-Channel Crosstalk
Overload Recovery
Group Delay Variation
GAIN CONTROL INTERFACE
Normal Operating Range
Maximum Range
Gain Range
Scale Factor
Bias Current
Response Bandwidth
Response Time
GAIN ACCURACY
Absolute Gain Error
Gain Law Conformance Over Temperature
Intercept
Channel-to-Channel Matching
LOGIC LEVEL—HIGH/LOW, SHUTDOWN PREAMP,
and ENABLE INTERFACES
Logic High
Logic Low
BIAS CURRENT—HIGH/LOW, ENABLE
Logic High
Logic Low
INPUT RESISTANCE—HIGH/LOW, ENABLE
BIAS CURRENT— SHUTDOWN PREAMP
Logic High
Logic Low
INPUT RESISTANCE—SHUTDOWN PREAMP
High/Low Response Time
Enable Response Time
POWER SUPPLY
Supply Voltage
Quiescent Current
Over Temperature
Quiescent Power
Disable Current
PSRR
Test Conditions/Comments
VOUT = 1 V p-p, VGN = 3 V
f1 = 1 MHz, f2 = 1.05 MHz
f1 = 10 MHz, f2 = 10.05 MHz
VOUT = 1 V p-p, VGN = 3 V
f = 1 MHz
f = 10 MHz
VOUT = 1 V p-p, f = 1 to 10 MHz
PrA or VGA
Full gain range, f = 1 MHz to 10 MHz
VGNx pins
No gain foldover
Low gain mode; (HLxx pins = 0 V)
High gain mode; (HLxx pins = VS)
Nominal (Pin SL12 and Pin SL34 = 2.5 V)
48 dB gain change
VGNx pins
0 ≤ VGN ≤ 0.4 V
0.4 ≤ VGN ≤ 2.6 V, 1σ
2.6 ≤ VGN ≤ 3 V
0.4 ≤ VGN ≤ 2.6 V; −40°C < TA< +85°C
Low gain mode; PrA matched to 50 Ω
High gain mode; PrA matched to 50 Ω
0.4 ≤ VGN ≤ 2.6 V
HLxx, SPxx, and ENxx pins
VPPx and VPVx pins
Each channel—PrA and VGA enabled
Each channel—PrA disabled, VGA enabled
All channels enabled
−40°C < TA< +85°C
Each channel—PrA and VGA enabled
Each channel—PrA disabled, VGA enabled
All channels disabled
VGN = 0 V, all bypass capacitors removed, 1 MHz
Min Typ Max Unit
−69 dBc
−65 dBc
33 dBm
31 dBm
−80 dBc
10 ns
3.0 ns
03
0 VS
−10 to +38
−2 to +46
19.1 20.1 21.1
−0.3
5
350
V
V
dB
dB
dB/V
μA
MHz
ns
1.25
−1.25
−7.5
±0.2
±0.75
−16.1
−8.1
0.15
7.5
+1.25
−1.25
dB
dB
dB
dB
dB
dB
dB
2.75 5 V
0 1V
80 μA
−12 μA
50 kΩ
20 μA
0 μA
500 kΩ
0.6 μs
100 μs
4.5 5
5.5 V
19 mA
13 mA
76 mA
16 22.8 mA
95 mW
65 mW
0.8 mA
−60 dB
Rev. B | Page 4 of 28
5 Page 
AD8335
1.4
1.2
1.0
VGAIN = 3.0V
RRSFB==0∞Ω
0.8
0.6
0.4
0.2
0
0.1 1
10 100
FREQUENCY (MHz)
Figure 21. Short-Circuit Input Referred Noise vs. Frequency at Maximum Gain
(See Figure 50)
1k
T = +85°C
100
10
T = +25°C
1.0 T = –40°C
0.1
0
0.5 1.0 1.5 2.0 2.5 3.0
VGAIN (V)
Figure 22. Input Referred Noise vs. VGAIN at Three Temperatures
(See Figure 50)
10
f = 1MHz, VGAIN = 3V
1.0
RS THERMAL NOISE
ALONE
0.1
1
10 100
SOURCE RESISTANCE (Ω)
Figure 23. Input Referred Noise vs. RS
1k
Data Sheet
60
55
f = 10MHz
50
45
40
35
30
25
20
15
10
5
0
0 0.5 1.0 1.5 2.0 2.5
VGAIN (V)
Figure 24. Noise Figure vs. VGAIN for RS = RIN = 50 Ω
3.0
–35
f = 10MHz
–40
VOUT = 1V p-p
VGAIN = 1.5V
–45
–50
HLxx = LOW
HD2
HD3
–55
–60
HLxx = HIGH
HD2
HD3
–65
–70
200 400 600 800 1.0k 1.2k 1.4k 1.6k 1.8k 2.0k
RLOAD (Ω)
Figure 25. Harmonic Distortion vs. RLOAD (See Figure 53)
–20
f = 10MHz
VOUT = 1V p-p
–30
–40
HLxx = LOW
HD3
–50
HLxx = HIGH,
HD3
–60
HLxx = HIGH,
HD2
–70
HLxx = LOW,
HD2
–80
0
10 20 30 40 50
CLOAD (pF)
Figure 26. Harmonic Distortion vs. CLOAD (See Figure 53)
Rev. B | Page 10 of 28
11 Page | ||
| Páginas | Total 29 Páginas | |
| PDF Descargar | [ Datasheet AD8335.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| AD8330 | Variable Gain Amplifier | Analog Devices |
| AD8331 | Ultralow Noise VGAs | Analog Devices |
| AD8332 | Ultralow Noise VGAs | Analog Devices |
| AD8333 | Dual I/Q Demodulator and Phase Shifter | Analog Devices |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |