|
|
PDF ADAU1328 Data sheet ( Hoja de datos )
| Número de pieza | ADAU1328 | |
| Descripción | 2 ADC/8 DAC | |
| Fabricantes | Analog Devices | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de ADAU1328 (archivo pdf) en la parte inferior de esta página. Total 30 Páginas | ||
|
No Preview Available !
www.DataSheet4U.com
FEATURES
PLL generated or direct master clock
Low EMI design
108 dB DAC/107 dB ADC dynamic range and SNR
−94 dB THD + N
Single 3.3 V supply
Tolerance for 5 V logic inputs
Supports 24 bits and 8 kHz to 192 kHz sample rates
Differential ADC input
Single-ended DAC output
Log volume control with autoramp function
SPI® controllable for flexibility
Software controllable clickless mute
Software power-down
Right justified, left justified, I2S and TDM modes
Master and slave modes up to 16-channel in/out
48-lead LQFP
APPLICATIONS
Home theater systems
Set-top boxes
Digital audio effects processors
2 ADC/8 DAC with PLL,
192 kHz, 24-Bit Codec
ADAU1328
GENERAL DESCRIPTION
The ADAU1328 is a high performance, single-chip codec that
provides two analog-to-digital converters (ADCs) with differential
input and eight digital-to-analog converters (DACs) with
single-ended output using the Analog Devices, Inc. patented
multibit sigma-delta (Σ-Δ) architecture. An SPI port is included,
allowing a microcontroller to adjust volume and many other
parameters. The ADAU1328 operates from 3.3 V digital and
analog supplies. The ADAU1328 is available in a 48-lead
(single-ended output) LQFP. Other members of this family
include a differential DAC output and I2C® control port version.
The ADAU1328 is designed for low EMI. This consideration is
apparent in both the system and circuit design architectures.
By using the on-board PLL to derive the master clock from the
LR clock or from an external crystal, the ADAU1328 eliminates
the need for a separate high frequency master clock and can
also be used with a suppressed bit clock. The digital-to-analog
and analog-to-digital converters are designed using the latest
ADI continuous time architectures to further minimize EMI. By
using 3.3 V supplies, power consumption is minimized, further
reducing emissions.
FUNCTIONAL BLOCK DIAGRAM
DIGITAL AUDIO
INPUT/OUTPUT
ADAU1328
SERIAL DATA PORT
ADC
ADC
DEC
FILTER
48/96/
192kHz
SDATA
OUT
SDATA
IN
CLOCKS
TIMING MANAGEMENT
AND CONTROL
(CLOCK AND PLL)
DIGITAL
FILTER
AND
VOLUME
CONTROL
PRECISION
VOLTAGE
REFERENCE
12.488MHz
CONTROL
PORT
SPI/I2C
6.144MHz
DAC
DAC
DAC
DAC
DAC
DAC
DAC
DAC
CONTROL DATA
INPUT/OUTPUT
Figure 1.
Rev. 0
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other
rights of third parties that may result from its use. Specifications subject to change without notice. No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarksandregisteredtrademarksarethepropertyoftheirrespectiveowners.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700
www.analog.com
Fax: 781.461.3113
©2006 Analog Devices, Inc. All rights reserved.
1 page  
POWER SUPPLY SPECIFICATIONS
Table 4.
Parameter
SUPPLIES
Voltage
Digital Current
Normal Operation
Power-Down
Analog Current
Normal Operation
Power-Down
DISSIPATION
Operation
All Supplies
Digital Supply
Analog Supply
Power-Down, All Supplies
POWER SUPPLY REJECTION RATIO
Signal at Analog Supply Pins
Conditions/Comments
DVDD
AVDD
MCLK = 256 fS
fS = 48 kHz
fS = 96 kHz
fS = 192 kHz
fS = 48 kHz to 192 kHz
MCLK = 256 fS, 48 kHz
1 kHz, 200 mV p-p
20 kHz, 200 mV p-p
ADAU1328
Min Typ Max Unit
3.0 3.3 3.6
3.0 3.3 3.6
56
65
95
2.0
74
23
V
V
mA
mA
mA
mA
mA
mA
429 mW
185 mW
244 mW
83 mW
50 dB
50 dB
Rev. 0 | Page 5 of 32
5 Page 
TYPICAL PERFORMANCE CHARACTERISTICS
0.10
0.08
0.06
0.04
0.02
0
–0.02
–0.04
–0.06
–0.08
–0.10
0
2000 4000 6000 8000 10000 12000 14000 16000 18000
FREQUENCY (Hz)
Figure 3. ADC Pass-Band Filter Response, 48 kHz
0
–10
–20
–30
–40
–50
–60
–70
–80
–90
–100
0
5000 10000 15000 20000 25000 30000 35000 40000
FREQUENCY (Hz)
Figure 4. ADC Stop-Band Filter Response, 48 kHz
0.06
0.04
0.02
0
–0.02
–0.04
–0.06
0
8 16
FREQUENCY (kHz)
Figure 5. DAC Pass-Band Filter Response, 48 kHz
24
ADAU1328
0
–50
–100
–150
0
12 24 36
FREQUENCY (kHz)
Figure 6. DAC Stop-Band Filter Response, 48 kHz
0.10
48
0.05
0
–0.05
–0.10
0
24 48 72
FREQUENCY (kHz)
Figure 7. DAC Pass-Band Filter Response, 96 kHz
96
0
–50
–100
–150
0
24 48 72
FREQUENCY (kHz)
Figure 8. DAC Stop-Band Filter Response, 96 kHz
96
Rev. 0 | Page 11 of 32
11 Page | ||
| Páginas | Total 30 Páginas | |
| PDF Descargar | [ Datasheet ADAU1328.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| ADAU1328 | 2 ADC/8 DAC | Analog Devices |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |