|
|
PDF PI6C2952 Data sheet ( Hoja de datos )
| Número de pieza | PI6C2952 | |
| Descripción | Low Voltage PLL Clock Driver | |
| Fabricantes | Pericom Semiconductor | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de PI6C2952 (archivo pdf) en la parte inferior de esta página. Total 6 Páginas | ||
|
No Preview Available !
www.DataSheet4U.com
PI6C2952111222333444555666777888999000111222333444555666777888999000111222333444555666777888999000111222111222333444555666777888999000111222333444555666777888999000111222333444555666777888999000111222111222333444555666777888999000111222333444555666777888999000111222333444555666777888999000111222111222333444555666777888999000111222333444555666777888999000111222333444555666777888999000111222111222333444555666777888999000111222
Low Voltage PLL Clock Driver
Features
• ±100ps Cycle-to-Cycle Jitter
• Fully Integrated PLL
• Output Frequency up to 180MHz
• High-Impedance Disabled Outputs
• Compatible with PowerPC, Intel, and High-Performance
RISC Microprocessors
• Configurable Output Frequency
• 32-Pin LQFP Package (FB)
Pin Configuration
VCCO
Qb2
Qb3
GNDO
GNDO
Qc0
Qc1
VCCO
24 23 22 21 20 19 18 17
25 16
26 15
27 14
28 32-Pin 13
29 FB 12
30 11
31 10
32 1
234
5
9
678
VCCO
Qa2
Qa1
GNDO
Qa0
VCCI
VCCA
PLL_En
Description
The PI6C2952 is a 3.3V compatible, PLL-based clock driver device
targeted for high-performance clock applications. The device fea-
tures a fully integrated PLL with no external components
required. With output frequencies up to 180MHz and eleven low-
skew outputs, the PI6C2952 is well suited for high-performance
designs. The device employs a fully differential PLL design to
optimize jitter and noise rejection performance.
The PI6C2952 features three banks of individually configurable
outputs. The banks contain 5 outputs, 4 outputs, and 2 outputs. The
internal divide circuitry allows for output frequency ratios of 1:1, 2:1,
3:1, and 3:2:1. The output frequency relationship is controlled by the
fsel frequency control pins. The fsel pins and other inputs are
LVCMOS/LVTTL compatible inputs.
The PI6C2952 uses external feedback to the PLL. This features
allows the device to be used as a “zero delay” buffer. Any of the
eleven outputs can be used as feedback to the PLL. To optimize PLL
stability and jitter performance,the VCO_Sel pin allows for the
choice of two VCO ranges. For board level test, the MR/OE pin
allows a user to force the outputs into high impedance. For system
debug, the PI6C2952’s PLL can be bypassed. When forced to a logic
HIGH, the PL_LEN input routes the signal on the RefClk input
around the PLL directly to the internal dividers. Because the signal
is routed through the dividers, it may take several transitions of the
RefClk to affect a transition on the outputs. This features allows a
designer to single step the design for debug purposes.
ThePI6C2952’soutputsareLVCMOSwhichareoptimallydesigned
to drive terminated transmission lines. For applications using series-
terminated transmission lines, each PI6C2952 output can drive two
lines. This capability provides an effective fanout of 22, more than
enough clocks for most clock tree designs.
DataSheet4 U .com
1 PS8542A 01/30-06
1 page  
www.DataSheet4U.com
PI6C2952
112233445566778899001122334455667788990011223344556677889900112211223344556677889900112233445566778899001122334455667788990011221122334455667788990011223344556677889900112233445566778899001122112233L4455o6677w889900V1122o33l44t55a6677g88e9900P1122L3344L556677C8899l00o11c2211k2233D4455r6677i88v99e00r1122
In most high performance clock networks point–to–point distribu-
tion of signals is the method of choice. In a point–to–point scheme
either series terminated or parallel terminated transmission lines can
be used. The parallel technique terminates the signal at the end of
the line with a 50ohm resistance to VCC/2. This technique draws a
fairly high level of DC current and thus only a single terminated line
can be driven by each output of the PI6C2952 clock driver. For the
series terminated case however there is no DC current draw, thus the
outputs can drive multiple series terminated lines. Figure 3 illustrates
an output driving a single series terminated line vs two series
terminated lines in parallel. When taken to its extreme the fanout of
the PI6C2952 clock driver is effectively doubled due to its capability
to drive multiple lines.
The waveform plots of Figure 4 show the simulation results of an
output driving a single line vs two lines. In both cases the drive
capability of the PI6C2952 output buffers is more than sufficient to
drive 50-ohm transmission lines on the incident edge. Note from the
delay measurements in the simulations a delta of only 43ps exists
between the two differently loaded outputs. This suggests that the
dual line driving need not be used exclusively to maintain the tight
output–to–output skew of the PI6C2952. The output waveform in
Figure 4 shows a step in the waveform, this step is caused by the
impedance mismatch seen looking into the driver. The parallel
combination of the 43ohm series resistor plus the output impedance
does not match the parallel combination of the line impedances. The
voltage wave launched down the two lines will equal:
VL = VS (Zo / Rs + Ro +Zo) = 3.0 (25/53.5) = 1.40V
At the load end the voltage will double, due to the near unity
reflection coefficient, to 2.8V. It will then increment towards the
quiescent 3.0V in steps separated by one round trip delay (in this
case 4.0ns).
trip delay (In this example: 4.0ns)
3.0
OutA
2.5 tD = 3.8956
OutB
tD = 3.9386
2.0
In
Since this step is well above the threshold region it will not cause any
false clock triggering, however designers may be uncomfortable with
unwanted reflections on the line. To better match the impedances
when driving multiple lines the situation in Figure 5 should be used.
In this case the series terminating resistors are reduced such that
when the parallel combination is added to the output buffer imped-
ance the line impedance is perfectly matched.
PI6C2952
Output
Buffer
7ohms
RS = 36 ohms ZO = 50 ohms
RS = 36 ohms ZO = 50 ohms
7 ohms + 36 ohms⏐ 36 ohms = 50 ohms ⏐ 50 ohms
25 ohms = 25 ohms⏐
Figure 5. Optimized Dual Line Termination
SPICE level output buffer models are available for engineers who
want to simulate their specific interconnect schemes. In addition IV
characteristics are in the process of being generated to support the
other board level simulators in general use.
Power Supply Filtering
The PI6C2952 is a mixed analog/digital product and as such it exhibits
some sensitivities that would not necessarily be seen on a fully
digital product. Analog circuitry is naturally susceptible to random
noise, especially if this noise is seen on the power supply pins. The
PI6C2952 provides separate power supplies for the output buffers
(VCCO) and the internal PLL (VCCA) of the device. The purpose of this
design technique is to try and isolate the high switching noise digital
outputs from the relatively sensitive internal analog phase–locked
loop. In a controlled environment such as an evaluation board this
level of isolation is sufficient. However, in a digital system environ-
ment where it is more difficult to minimize noise on the power supplies
a second level of isolation may be required. The simplest form of
isolation is a power supply filter on the VCCA pin for the PI6C2952.
3.3V
1.5
RS = 5-15 ohms
1.0
VCCA
0.5
PI6C2952
0.01µF
22µF
0
2 4 6 8 10 12 14
TIME (ns)
VCC
0.01µF
Figure 4. Single versus Dual Waveforms
Figure 6. Power Supply Filter
DataSheet4 U .com
5 PS8542A 01/30-06
5 Page | ||
| Páginas | Total 6 Páginas | |
| PDF Descargar | [ Datasheet PI6C2952.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| PI6C2952 | Low Voltage PLL Clock Driver | Pericom Semiconductor |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |