|
|
PDF AM42BDS640AG Data sheet ( Hoja de datos )
| Número de pieza | AM42BDS640AG | |
| Descripción | Stacked Multi-Chip Package (MCP) Flash Memory and SRAM | |
| Fabricantes | SPANSION | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de AM42BDS640AG (archivo pdf) en la parte inferior de esta página. Total 30 Páginas | ||
|
No Preview Available !
www.DataSheet4U.com
Am42BDS640AG
Data Sheet
-XO\
7KH IROORZLQJ GRFXPHQW VSHFLILHV 6SDQVLRQ PHPRU\ SURGXFWV WKDW DUH QRZ RIIHUHG E\ ERWK $GYDQFHG
0LFUR 'HYLFHV DQG )XMLWVX $OWKRXJK WKH GRFXPHQW LV PDUNHG ZLWK WKH QDPH RI WKH FRPSDQ\ WKDW RULJ
LQDOO\ GHYHORSHG WKH VSHFLILFDWLRQ WKHVH SURGXFWV ZLOO EH RIIHUHG WR FXVWRPHUV RI ERWK $0' DQG
)XMLWVX
Continuity of Specifications
7KHUH LV QR FKDQJH WR WKLV GDWDVKHHW DV D UHVXOW RI RIIHULQJ WKH GHYLFH DV D 6SDQVLRQ SURGXFW $Q\
FKDQJHV WKDW KDYH EHHQ PDGH DUH WKH UHVXOW RI QRUPDO GDWDVKHHW LPSURYHPHQW DQG DUH QRWHG LQ WKH
GRFXPHQW UHYLVLRQ VXPPDU\ ZKHUH VXSSRUWHG )XWXUH URXWLQH UHYLVLRQV ZLOO RFFXU ZKHQ DSSURSULDWH
DQG FKDQJHV ZLOO EH QRWHG LQ D UHYLVLRQ VXPPDU\
Continuity of Ordering Part Numbers
$0' DQG )XMLWVX FRQWLQXH WR VXSSRUW H[LVWLQJ SDUW QXPEHUV EHJLQQLQJ ZLWK ³$P´ DQG ³0%0´ 7R RUGHU
WKHVH SURGXFWV SOHDVH XVH RQO\ WKH 2UGHULQJ 3DUW 1XPEHUV OLVWHG LQ WKLV GRFXPHQW
For More Information
DataSheet4U.com
3OHDVH FRQWDFW \RXU ORFDO $0' RU )XMLWVX VDOHV RIILFH IRU DGGLWLRQDO LQIRUPDWLRQ DERXW 6SDQVLRQ
PHPRU\ VROXWLRQV
DataShee
DataSheet4U.com
DataSheet4 U .com
Publication Number 26445 Revision B Amendment 0 Issue Date November 1, 2002
1 page  
www.DataSheet4U.com
PRELIMINARY
Figure 24. Alternate Synchronous Program Operation Timings ..... 54
Figure 25. Chip/Sector Erase Command Sequence ....................... 55
Figure 26. Accelerated Unlock Bypass Programming Timing......... 56
Figure 27. Data# Polling Timings (During Embedded Algorithm) ... 57
Figure 28. Toggle Bit Timings (During Embedded Algorithm)......... 57
Figure 29. Synchronous Data Polling Timings/Toggle Bit Timings . 58
Figure 30. Latency with Boundary Crossing ................................... 59
Figure 31. Latency with Boundary Crossing
into Program/Erase Bank ................................................................ 60
Figure 32. Example of Wait States Insertion (Standard
Handshaking Device) ...................................................................... 61
Figure 33. Back-to-Back Read/Write Cycle Timings ....................... 62
SRAM AC Characteristics . . . . . . . . . . . . . . . . . . 63
Read Cycle ............................................................................. 63
Figure 34. SRAM Read Cycle—Address Controlled....................... 63
Figure 35. SRAM Read Cycle ......................................................... 64
Write Cycle ............................................................................. 65
Figure 36. SRAM Write Cycle—WE# Control ................................ 65
Figure 37. SRAM Write Cycle—CE1#s Control ............................. 66
Figure 38. SRAM Write Cycle—UB#s and LB#s Control ............... 67
Flash Erase And Programming Performance . 68
Flash Latchup Characteristics. . . . . . . . . . . . . . . 68
Package Pin Capacitance . . . . . . . . . . . . . . . . . . 68
Flash Data Retention . . . . . . . . . . . . . . . . . . . . . . 68
SRAM Data Retention . . . . . . . . . . . . . . . . . . . . . 69
Figure 39. CE1#s Controlled Data Retention Mode....................... 69
Figure 40. CE2s Controlled Data Retention Mode......................... 69
Physical Dimensions . . . . . . . . . . . . . . . . . . . . . . 70
FSC093—93-Ball Fine-Pitch Grid Array 8 x 11.6 mm ............ 70
Revision Summary . . . . . . . . . . . . . . . . . . . . . . . . 71
Revision A (May 20, 2002) ..................................................... 71
et4U.com
DataSheet4U.com
DataShee
DataSheet4U.com
4
DataSheet4 U .com
Am42BDS640AG
November 1, 2002
5 Page 
www.DataSheet4U.com
PRELIMINARY
ORDERING INFORMATION
The order number (Valid Combination) is formed by the following:
et4U.com
Am42BDS640 A G T D 8 I T
TAPE AND REEL
T = 7 inches
S = 13 inches
TEMPERATURE RANGE
I = Industrial (–40°C to +85°C)
VIO AND HANDSHAKING FEATURES
8 = 1.8 V VIO, reduced wait-state handshaking
9 = 1.8 V VIO, standard handshaking
CLOCK RATE/ASYNCHRONOUS SPEED/SRAM SPEED
D = 54 MHz/70 ns/70 ns
C = 40 MHz/85 ns/85 ns
BOOT SECTOR
T = Top Boot Sector
B = Bottom Boot Sector
PROCESS TECHNOLOGY
G = 0.17 µm
SRAM DEVICE DENSITY
A = 16 Mbits
AMD DEVICE NUMBER/DESCRIPTION
Am42BDS640AG
Stacked MultDi-CahtaipSPhaecekat4gUe (.McoCmP) Flash Memory and SRAM
Am29BDS640G 64 Megabit (4 M x 16-Bit) CMOS 1.8 Volt-only, Simultaneous Operation,
Burst Mode Flash Memory and 16 Mbit (1 M x 16-Bit) Static RAM
93-Ball Fine-pitch Ball Grid Array Package, 8.0 x 11.6 mm, 0.8 mm ball pitch (FSC093)
DataShee
Valid Combinations
Order Number
Am42BDS640AGTD8I
Am42BDS640AGBD8I
Am42BDS640AGTD9I
Am42BDS640AGBD9I
Am42BDS640AGTC8I
Am42BDS640AGBC8I
Am42BDS640AGTC9I
Am42BDS640AGBC9I
T, S
Package Marking
M42000004Y
M42000004Z
M420000050
M420000051
M420000052
M420000053
M420000054
M420000055
Burst Frequency
(MHz)
VIO Range
54
1.65 –
1.95 V
40
Valid Combinations
Valid Combinations list configurations planned to be supported in vol-
ume for this device. Consult the local AMD sales office to confirm
availability of specific valid combinations and to check on newly re-
leased combinations.
DataSheet4U.com
10
DataSheet4 U .com
Am42BDS640AG
November 1, 2002
11 Page | ||
| Páginas | Total 30 Páginas | |
| PDF Descargar | [ Datasheet AM42BDS640AG.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| AM42BDS640AG | Stacked Multi-Chip Package (MCP) Flash Memory and SRAM | SPANSION |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |