Datenblatt-pdf.com


GE28F640L18 Schematic ( PDF Datasheet ) - Intel Corporation

Teilenummer GE28F640L18
Beschreibung Wireless Flash Memory
Hersteller Intel Corporation
Logo Intel Corporation Logo 




Gesamt 70 Seiten
GE28F640L18 Datasheet, Funktion
www.DataSheet4U.com
Intel StrataFlash® Wireless Memory
(L18)
28F640L18, 28F128L18, 28F256L18
Datasheet
Product Features
High performance Read-While-Write/Erase
Security
— 85 ns initial access
— OTP space:
— 54 MHz with zero wait state, 14 ns clock-to-
data output synchronous-burst mode
— 25 ns asynchronous-page mode
— 4-, 8-, 16-, and continuous-word burst mode
— Burst suspend
— Programmable WAIT configuration
— Buffered Enhanced Factory Programming
• 64 unique factory device identifier bits
• 64 user-programmable OTP bits
• Additional 2048 user-programmable OTP bits
— Absolute write protection: VPP = GND
— Power-transition erase/program lockout
— Individual zero-latency block locking
— Individual block lock-down
(BEFP) at 5 µs/byte (Typ)
Software
— 1.8 V low-power buffered programming at
— 20 µs (Typ) program suspend
7 µs/byte (Typ)
— 20 µs (Typ) erase suspend
Architecture
— Intel® Flash Data Integrator optimized
— Asymmetrically-blocked architecture
— Basic Command Set (BCS) and Extended
— Multiple 8-Mbit partitions: 64-Mbit and 128-
Command Set (ECS) compatible
Mbit devices
— Common Flash Interface (CFI) capable
— Multiple 16-Mbit partitions: 256-Mbit devices Quality and Reliability
www.DataSheet4U.com— Four 16-Kword parameter blocks: top or
bottom configurations
— 64-Kword main blocks
— Expanded temperature: –25° C to +85° C
— Minimum 100,000 erase cycles per block
— ETOX™ VIII process technology (0.13 µm)
— Dual-operation: Read-While-Write (RWW) or
Read-While-Erase (RWE)
— Status Register for partition and device status
Density and Packaging
— 64-, 128-, and 256-Mbit density in VF BGA
packages
Power
— VCC (core) = 1.7 V - 2.0 V
— VCCQ (I/O) = 1.35 V - 2.0 V, 1.7 V - 2.0 V
— 128/0 and 256/0 density in SCSP
— 16-bit wide data bus
— Standby current: 30 µA (Typ) for 256-Mbit
— 4-Word synchronous read current: 15 mA (Typ)
at 54 MHz
— Automatic Power Savings mode
The Intel StrataFlash® wireless memory (L18) device is the latest generation of Intel
StrataFlash® memory devices featuring flexible, multiple-partition, dual operation. It provides
high performance synchronous-burst read mode and asynchronous read mode using 1.8 V low-
voltage, multi-level cell (MLC) technology.
The multiple-partition architecture enables background programming or erasing to occur in one
partition while code execution or data reads take place in another partition. This dual-operation
architecture also allows a system to interleave code operations while program and erase
operations take place in the background. The 8-Mbit or 16-Mbit partitions allow system
designers to choose the size of the code and data segments. The L18 wireless memory device is
manufactured using Intel 0.13 µm ETOX™ VIII process technology. It is available in industry-
standard chip scale packaging.
DataSheet4 U .com
Order Number: 251902, Revision: 010
August 2005
www.DataSheet4U.com






GE28F640L18 Datasheet, Funktion
www.DataSheet4U.com
Intel StrataFlash® Wireless Memory (L18)
Revision History
Revision Date Revision
Description
10/15/02
01/20/03
04/11/03
08/04/03
01/20/04
05/22/04
09/02/04
-001 Initial Release
-002
Revised 256-Mbit Partition Size
Revised 256-Mbit Memory Map
Change WAIT function to de-assert during Asynchronous Operations (Asynchronous Reads and all
Writes)
Change WAIT function to active during Synchronous Non-Array Read
Updated all Waveforms to reflect new WAIT function
Revised Section 8.2.2
Added Synchronous Read to Write transition Section
Improved 1.8 Volt I/O Bin 2 speed to 95ns from 105ns
Added new AC specs: R15, R16, R17, R111, R311, R312, W21, and W22
Various text edits
-003 Added SCSP for 128/0 and 256/0 Ball-out and Mechanical Drawing
-004
Changed ICCS and ICCR values
Added 256-Mbit AC Speed
Changed Program and Erase Spec
Combined the Buffered Programming Flow Chart and Read While Buffered programming Flow
Chart
Revised Read While Buffered Programming Flow Chart
Revised Appendix A Write State Machine
www.DataSheet4U.comRevised CFI Table 21 CFI Identification
Various text edits.
-005 Various text clarifications, various text edits, block locking state diagram clarification, synchronous
read to write timing clarification, write to synchronous read timing clarification
-006
Minor text edits
Changed Capacitance values
Changed Standby Current (typ), Power Down Current (typ), Erase Suspend Current (typ), and
Automatic Power Savings Current (typ)
Updated Transient Equialent Testing Load Circuit
-007
Added Table 7 “Bus Operations Summary” on page 45
Modified Table 32 “L18 SCSP Package Ordering Information” on page 105 and added the following
order items:
* RD48F2000L0YTQ0, RD48F2000L0YBQ0
* RD48F4000L0YTQ0, RD48F4000L0YBQ0
* PF48F3000L0YTQ0, PF48F3000L0YBQ0
* PF48F4000L0YTQ0, PF48F4000L0YBQ0
* NZ48F4000L0YTQ0, NZ48F4000L0YBQ0
* JZ48F4000LOYTQ0, JZ48F4000LOYBQ0
August 2005
6
DataSheet4 U .com
Intel StrataFlash® Wireless Memory (L18)
Order Number: 251902, Revision: 010
Datasheet
www.DataSheet4U.com

6 Page









GE28F640L18 pdf, datenblatt
www.DataSheet4U.com
Intel StrataFlash® Wireless Memory (L18)
3.0 Package Information
3.1 VF BGA Packages
Figure 1. 64- and 128-Mbit, 56-Ball VF BGA Package Drawing and Dimensions
A1 Index
Mark
D
A1 Index
M ark
S1
12345 678
A
B
C
ED
E
F
G
8 7 6 5 4 3 21
A
B
C
D
E
F
G
e
S2
b
www.DataSheet4U.comTop View - BallSide Down
Bottom View - Ball Side Up
A1
A2
Side View
A Seating
Plane
Y
Note: Drawing not to scale
Dimens ions
Package Height
Ball Height
Package Body Thickness
Ball (Lead) Width
Package Body Length (64Mb, 128Mb)
Package Body Width (64Mb, 128Mb)
Pitch
Ball (Lead) Count
Seating Plane Coplanarity
Corner to Ball A1 Distance Along D
Corner to Ball A1 Distance Along E
S ymbol
A
A1
A2
b
D
E
e
N
Y
S1
S2
Min
0.150
0.325
7.600
8.900
1.125
2.150
Millimeters
Nom Max
1.000
0.665
0.375
7.700
9.000
0.750
56
1.225
2.250
0.425
7.800
9.100
0.100
1.325
2.350
Notes
Min
0.0059
0.0128
0.2992
0.3504
0.0443
0.0846
Inches
Nom
0.0262
0.0148
0.3031
0.3543
0.0295
56
0.0482
0.0886
Max
0.0394
0.0167
0.3071
0.3583
0.0039
0.0522
0.0925
August 2005
12
DataSheet 4 U .com
Intel StrataFlash® Wireless Memory (L18)
Order Number: 251902, Revision: 010
Datasheet
www.DataSheet4U.com

12 Page





SeitenGesamt 70 Seiten
PDF Download[ GE28F640L18 Schematic.PDF ]

Link teilen




Besondere Datenblatt

TeilenummerBeschreibungHersteller
GE28F640L18Wireless Flash MemoryIntel Corporation
Intel Corporation

TeilenummerBeschreibungHersteller
CD40175BC

Hex D-Type Flip-Flop / Quad D-Type Flip-Flop.

Fairchild Semiconductor
Fairchild Semiconductor
KTD1146

EPITAXIAL PLANAR NPN TRANSISTOR.

KEC
KEC


www.Datenblatt-PDF.com       |      2020       |      Kontakt     |      Suche