Datenblatt-pdf.com


EPC2LI20 Schematic ( PDF Datasheet ) - Altera Corporation

Teilenummer EPC2LI20
Beschreibung Configuration Device Family
Hersteller Altera Corporation
Logo Altera Corporation Logo 




Gesamt 30 Seiten
EPC2LI20 Datasheet, Funktion
December 2002, ver. 12.2
Configuration Devices for
® SRAM-Based LUT Devices
Data Sheet
Features
Serial device family for configuring APEXTM II, APEX 20K (including
APEX 20K, APEX 20KC, and APEX 20KE), MercuryTM, ACEX® 1K,
and FLEX® (FLEX 6000, FLEX 10KE, and FLEX 10KA) devices
Easy-to-use 4-pin interface to APEX II, APEX 20K, Mercury, ACEX,
and FLEX devices
Low current during configuration and near-zero standby current
5.0-V and 3.3-V operation
Software design support with the Altera® Quartus® II and
MAX+PLUS® II development systems for Windows-based PCs as
well as Sun SPARCstation, and HP 9000 Series 700/800
Programming support with Altera’s Master Programming Unit
(MPU) and programming hardware from Data I/O,
BP Microsystems, and other manufacturers
Available in compact plastic packages (see Figures 1 and 2)
– 8-pin plastic dual in-line package (PDIP)
– 20-pin plastic J-lead chip carrier (PLCC) package
– 32-pin plastic thin quad flat pack (TQFP) package
– 100-pin plastic thin quad flat pack (TQPF) package
– 88-pin Ultra FineLine BGATM package
EPC2 device has reprogrammable Flash configuration memory
– 5.0-V and 3.3-V in-system programmability (ISP) through the
built-in IEEE Std. 1149.1 Joint Test Action Group (JTAG)
interface
– Built-in JTAG boundary-scan test (BST) circuitry compliant with
IEEE Std. 1149.1
– ISP circuitry is compatible with IEEE Std. 1532 for EPC2
configuration device
– Supports programming through Serial Vector Format Files
(.svf), JamTM Standard Test and Programming Language
(STAPL) Files (.jam), Jam STAPL Byte-Code Files (.jbc), and the
MAX+PLUS II software via the MasterBlasterTM,
ByteBlasterMVTM, or BitBlasterTM download cable
nINIT_CONF pin allows a JTAG instruction to initiate device
configuration
– Can be programmed with Programmer Object Files (.pof) for
EPC1 and EPC1441 devices
– Available in 20-pin PLCC and 32-pin TQFP packages
Altera Corporation
DS-EPROM-12.2
1






EPC2LI20 Datasheet, Funktion
Configuration Devices for SRAM-based LUT Devices Data Sheet
Figure 3 shows the configuration device block diagram.
Figure 3. Configuration Device Block Diagram
PLD (except FLEX 8000) Configuration Using an EPC2, EPC1, or EPC1441 (1)
nCS
OE (3)
Oscillator
Oscillator
Control
Error
Detection
Circuitry
CLK
ENA
nRESET
Address
Counter
Address
Decode
Logic
EPROM
Array
DATA
Shift
Register
DCLK
nCASC (2)
DATA
FLEX 8000 Device Configuration Using an EPC1, EPC1441, EPC1213, EPC1064, or EPC1064V
DCLK
CLK
ENA
nRESET
Address
Counter
Address
Decode
Logic
nCS nCASC (2)
OE
EPROM
Array
DATA
Shift
Register
DATA
Notes to Figure 3:
(1) Do not use EPC2 devices to configure FLEX 6000 devices.
(2) The EPC1441, EPC1064, and EPC1064V devices do not support data cascading. The EPC2, EPC1, and EPC1213
devices support data cascading.
(3) The OE pin is a bidirectional open-drain pin.
6 Altera Corporation

6 Page









EPC2LI20 pdf, datenblatt
Configuration Devices for SRAM-based LUT Devices Data Sheet
Table 3. EPC2, EPC1, & EPC1441 Pin Functions During APEX II, APEX 20K, Mercury, ACEX 1K, FLEX 10K
& FLEX 6000 Configuration (Part 3 of 3) Notes (1), (2)
Pin Name
Pin Number
8-Pin 20-Pin 32-Pin
PDIP (3) PLCC TQFP (4)
Pin
Type
Description
VCC 7, 8 20 27 Power Power pin.
GND 5 10 12 Ground Ground pin. A 0.2-µF decoupling capacitor must be
placed between the VCC and GND pins.
Notes to Table 3:
(1) Do not use EPC2 devices to configure FLEX 6000 devices.
(2) Pin-out information for EPC8 and EPC16 configuration devices, please refer to each respective data sheet.
(3) This package is available for EPC1 and EPC1441 devices only.
(4) This package is available for EPC2 and EPC1441 devices only.
(5) The OE, nCS, and nINIT_CONF pins on EPC2 devices have internal, user-configurable 1-kpull-up resistors. If
internal pull-up resistors are used, external pull-up resistors should not be used on these pins.
(6) The EPC1441 device does not support data cascading. EPC2 and EPC1 devices support data cascading.
(7) This pin applies to the EPC2 device only.
APEX II, APEX 20K, Merucry, ACEX 1K, FLEX 10K & FLEX 6000
Device Configuration with Multiple EPC2 or EPC1 Configuration
Devices
When configuration data for APEX II, APEX 20K, Mercury, ACEX 1K,
and FLEX devices exceeds the capacity of a single EPC2 or EPC1
configuration device, multiple EPC2 or EPC1 devices can be cascaded
together. If multiple EPC2 or EPC1 devices are required, the nCASC and
nCS pins provide handshaking between the devices.
1
EPC8 and EPC16 configuration devices cannot be cascaded
together. The EPC1441 device does not support data cascading.
12 Altera Corporation

12 Page





SeitenGesamt 30 Seiten
PDF Download[ EPC2LI20 Schematic.PDF ]

Link teilen




Besondere Datenblatt

TeilenummerBeschreibungHersteller
EPC2LI20Configuration Device FamilyAltera Corporation
Altera Corporation

TeilenummerBeschreibungHersteller
CD40175BC

Hex D-Type Flip-Flop / Quad D-Type Flip-Flop.

Fairchild Semiconductor
Fairchild Semiconductor
KTD1146

EPITAXIAL PLANAR NPN TRANSISTOR.

KEC
KEC


www.Datenblatt-PDF.com       |      2020       |      Kontakt     |      Suche