|
|
PDF DPS128X32CV3 Data sheet ( Hoja de datos )
| Número de pieza | DPS128X32CV3 | |
| Descripción | 128kx32 High Speed CMOS SRAM | |
| Fabricantes | Dense-Pac Microsystems | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de DPS128X32CV3 (archivo pdf) en la parte inferior de esta página. Total 7 Páginas | ||
|
No Preview Available !
4 Megabit High Speed CMOS SRAM
DPS128X32CV3/DPS128X32BV3
DESCRIPTION:
The DPS128X32CV3/DPS128X32BV3 ‘’VERSA-STACK’’ module is
a revolutionary new high speed memory subsystem using Dense-Pac
Microsystems’ ceramic Stackable Leadless Chip Carriers (SLCC)
mounted on a co-fired ceramic substrate. It offers 4 Megabits of
SRAM in a package envelope of 1.090 x 1.090 x 0.252 inches.
The DPS128X32CV3/DPS128X32BV3 contains four individual
128K x 8 SRAMs, packaged in their own hermetically sealed SLCCs
making the module suitable for commercial, industrial and military
applications.
By using SLCCs, the ‘’Versa-Stack’’ family of modules offers a higher
board density of memory than available with conventional
through-hole, surface mount, module, or hybrid techniques.
The DPS128X32BV3 has one active low Chip Enable (CE) and while
the DPS128X32CV3 an active low Chip Enable (CE) and an active
high Select Line (SEL).
By using SLCCs, the ‘’Versa-Stack’’ family of modules offer a
higher board density of memory than available with
conventional through-hole, surface mount or hybrid
techniques.
FEATURES:
• Organizations Available:
128K x 32, 256K x 16, or 512K x 8
• Access Times:
20*, 25, 30, 35, 45ns
FUNCTIONAL BLOCK DIAGRAM
• Fully Static Operation
- No clock or refresh required
• Low Power Dissipation:
8.0mW (typ.) Full Standby
0.8W (typ.) Operating (x8)
• Single +5V Power Supply,
±10% Tolerance
• TTL Compatible
• Common Data Inputs and Outputs
• Low Data Retention Current:
140µA typ. (2.0V)
w • 66-Pin PGA ‘’VERSA-STACK’’
Package
w * Commercial only.
w PIN NAMES
.D A0 - A16
Address Inputs
I/O0 - I/O31 Data Input/Output
aCE0 - CE3
Low Chip Enables
tSEL High Chip Enable
aWE0 - WE1 Write Enables
SOE Output Enable
VDD Power (+5V)
hVSS Ground
eN.C.
No Connect
PIN-OUT DIAGRAM
NOTE: SEL applies to the DPS128X32CV3 only, No Connect for the DPS128X32BV3 version.
et430A044-24
U.comREV. F
This document contains information on a product that is currently released
to production at Dense-Pac Microsystems, Inc. Dense-Pac reserves the
right to change products or specifications herein without prior notice.
1
1 page  
Dense-Pac Microsystems, Inc.
ADDRESS
CE
SEL
OE
DATA I/O
DPS128X32CV3/DPS128X32BV3
READ CYCLE
ADDRESS
CE
WE
DATA IN
DATA OUT
WRITE CYCLE 1: CE Controlled. 8
30A044-24
REV. F
5
5 Page | ||
| Páginas | Total 7 Páginas | |
| PDF Descargar | [ Datasheet DPS128X32CV3.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| DPS128X32CV3 | 128kx32 High Speed CMOS SRAM | Dense-Pac Microsystems |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |