|
|
PDF EPM3064xxx Data sheet ( Hoja de datos )
| Número de pieza | EPM3064xxx | |
| Descripción | MAX 3000A Programmable Logic Device Family | |
| Fabricantes | Altera | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de EPM3064xxx (archivo pdf) en la parte inferior de esta página. Total 30 Páginas | ||
|
No Preview Available !
June 2003, ver. 3.4
®
MAX 3000A
Programmable Logic
Device Family
Data Sheet
Features...
■ High–performance, low–cost CMOS EEPROM–based programmable
logic devices (PLDs) built on a MAX® architecture (see Table 1)
■ 3.3-V in-system programmability (ISP) through the built–in
IEEE Std. 1149.1 Joint Test Action Group (JTAG) interface with
advanced pin-locking capability
– ISP circuitry compliant with IEEE Std. 1532
■ Built–in boundary-scan test (BST) circuitry compliant with
IEEE Std. 1149.1-1990
■ Enhanced ISP features:
– Enhanced ISP algorithm for faster programming
– ISP_Done bit to ensure complete programming
– Pull-up resistor on I/O pins during in–system programming
■ High–density PLDs ranging from 600 to 10,000 usable gates
■ 4.5–ns pin–to–pin logic delays with counter frequencies of up to
227.3 MHz
■ MultiVoltTM I/O interface enabling the device core to run at 3.3 V,
while I/O pins are compatible with 5.0–V, 3.3–V, and 2.5–V logic
levels
■ Pin counts ranging from 44 to 256 in a variety of thin quad flat pack
(TQFP), plastic quad flat pack (PQFP), plastic J–lead chip carrier
(PLCC), and FineLine BGATM packages
■ Hot–socketing support
■ Programmable interconnect array (PIA) continuous routing structure
for fast, predictable performance
■ Industrial temperature range
Table 1. MAX 3000A Device Features
Feature
Usable gates
Macrocells
Logic array blocks
Maximum user I/O
pins
tPD (ns)
tSU (ns)
tCO1 (ns)
fCNT (MHz)
EPM3032A
600
32
2
34
4.5
2.9
3.0
227.3
EPM3064A
1,250
64
4
66
4.5
2.8
3.1
222.2
Altera Corporation
DS-MAX3000A-3.4
EPM3128A
2,500
128
8
98
5.0
3.3
3.4
192.3
EPM3256A
5,000
256
16
161
7.5
5.2
4.8
126.6
EPM3512A
10,000
512
32
208
7.5
5.6
4.7
116.3
1
1 page  
MAX 3000A Programmable Logic Device Family Data Sheet
Figure 1. MAX 3000A Device Block Diagram
INPUT/GCLK1
INPUT/OE2/GCLK2
INPUT/OE1
INPUT/GCLRn
6 or 10 Output Enables (1)
2 to 16 I/O
LAB A
I/O
Control
Block
2 to
16
Macrocells
1 to 16
36
16
6 or 10 Output Enables (1)
LAB B
36 Macrocells
17 to 32
16
2 to
16 I/O
Control
Block
2 to 16 I/O
2 to 16 I/O
6 or 10
2 to 16
I/O
Control
Block
LAB C
2 to
16 Macrocells
33 to 48
PIA
36
16
2 to 16
6 or 10
LAB D
36 Macrocells
49 to 64
16
2 to
16 I/O
Control
Block
2 to 16 I/O
6 or 10
2 to 16
2 to 16
6 or 10
Note:
(1) EPM3032A, EPM3064A, EPM3128A, and EPM3256A devices have six output enables. EPM3512A devices have
10 output enables.
Logic Array Blocks
The MAX 3000A device architecture is based on the linking of
high–performance LABs. LABs consist of 16–macrocell arrays, as shown
in Figure 1. Multiple LABs are linked together via the PIA, a global bus
that is fed by all dedicated input pins, I/O pins, and macrocells.
Each LAB is fed by the following signals:
■ 36 signals from the PIA that are used for general logic inputs
■ Global controls that are used for secondary register functions
Altera Corporation
5
5 Page 
MAX 3000A Programmable Logic Device Family Data Sheet
Figure 6. I/O Control Block of MAX 3000A Devices
6 or 10 Global
Output Enable Signals (1)
PIA
OE Select Multiplexer
VCC
to Other I/O Pins
from
Macrocell
GND
Open-Drain Output
Slew-Rate Control
to PIA
Note:
(1) EPM3032A, EPM3064A, EPM3128A, and EPM3256A devices have six output enables. EPM3512A devices have
10 output enables.
When the tri–state buffer control is connected to ground, the output is
tri-stated (high impedance), and the I/O pin can be used as a dedicated
input. When the tri–state buffer control is connected to VCC, the output is
enabled.
The MAX 3000A architecture provides dual I/O feedback, in which
macrocell and pin feedbacks are independent. When an I/O pin is
configured as an input, the associated macrocell can be used for buried
logic.
Altera Corporation
11
11 Page | ||
| Páginas | Total 30 Páginas | |
| PDF Descargar | [ Datasheet EPM3064xxx.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| EPM3064xxx | MAX 3000A Programmable Logic Device Family | Altera |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |