Datenblatt-pdf.com


80C32E Schematic ( PDF Datasheet ) - ATMEL Corporation

Teilenummer 80C32E
Beschreibung Rad. Tolerant 8-bit ROMless Microcontroller
Hersteller ATMEL Corporation
Logo ATMEL Corporation Logo 




Gesamt 20 Seiten
80C32E Datasheet, Funktion
Features
8032 Pin and Instruction Compatible
Four 8-bit I/O Ports
Three 16-bit Timer/Counters
256 bytes RAM
Full-duplex UART
Asynchronous Port Reset
6 Sources, 2 Level Interrupt Structure
64 Kbytes Program Memory Space
64 Kbytes Data Memory Space
Power Control Modes
Idle Mode
Power-down Mode
On-chip Oscillator
Operating Frequency: 30 MHz
Power Supply: 4.5V to 5.5V
Temperature Range: Military (-55oC to 125oC)
No Single Event Latch-up below a LET Threshold of 80 MeV/mg/cm2
Tested up to a Total Dose of 30 krads (Si) according to MIL STD 883 Method 1019
Packages: Side Brazed 40-pin, MQFPJ 44-pin
QML Q and V with SMD 5962-00518
SCC C an B with Specification SCC9521002
Rad. Tolerant
8-bit ROMless
Microcontroller
80C32E
Description
The 80C32E is a radiation tolerant ROMless version of the 80C52 single chip 8-bit
microcontroller.
The 80C32E retains all the features of the 80C32 with 256 bytes of internal RAM, a 6-
source, 2-level interrupt system, an on-chip oscillator and three 16-bit timer/counters.
The fully static design of the 80C32E reduces system power consumption by bringing
the clock frequency down to any value, even DC, without loss of data.
The 80C32E has 2 software-selectable modes of reduced activity for further reduction
in power consumption. In the idle mode the CPU is frozen while the timers, the serial
port and the interrupt system are still operating. In the power-down mode the RAM is
saved and all other functions are inoperative.
Rev. 4149M–AERO–06/04
1






80C32E Datasheet, Funktion
Idle Mode
An instruction that sets PCON.0 causes that to be the last instruction executed before
going into Idle mode. In Idle mode, the internal clock signal is gated off to the CPU, but
not to the interrupt, Timer, and Serial Port functions. The CPU status is preserved in its
entirety: the Stack Pointer, Program Counter, Program Status Word, Accumulator, RAM
and all other registers maintain their data during Idle. The port pins hold the logical
states they had at the time Idle was activated. ALE and PSEN hold at logic high levels.
There are two ways to terminate the Idle. Activation of any enabled interrupt will cause
PCON.0 to be cleared by hardware, terminating the Idle mode. The interrupt will be ser-
viced, and following RETI the next instruction to be executed will be the one following
the instruction that put the device into idle.
The flag bits GF0 and GF1 can be used to give an indication if an interrupt occurred dur-
ing normal operation or during an Idle. For example, an instruction that activates Idle
can also set one or both flag bits. When Idle is terminated by an interrupt, the interrupt
service routine can examine the flag bits.
The other way of terminating the Idle mode is with a hardware reset. Since the clock
oscillator is still running, the hardware reset needs to be held active for only two
machine cycles (24 oscillator periods) to complete the reset.
Power-down Mode
To save maximum power, a power-down mode can be invoked by software.
In power-down mode, the oscillator is stopped and the instruction that invoked power-
down mode is the last instruction executed. The internal RAM and SFRs retain their
value until the power-down mode is terminated. VCC can be lowered to save further
power. Either a hardware reset or an external interrupt can cause an exit from power-
down. To properly terminate power-down, the reset or external interrupt should not be
executed before VCC is restored to its normal operating level and must be held active
long enough for the oscillator to restart and stabilize.
Only external interrupts INT0 and INT1 are useful to exit from power-down. For that,
interrupt must be enabled and configured as level or edge sensitive interrupt input.
Holding the pin low restarts the oscillator but bringing the pin high completes the exit as
detailed in Figure 1. When both interrupts are enabled, the oscillator restarts as soon as
one of the two inputs is held low and Power-down exit will be completed when the first
input will be released. In this case the higher priority interrupt service routine is executed
Once the interrupt is serviced, the next instruction to be executed after RETI will be the
one following the instruction that put 80C32E into power-down mode.
Figure 1. Power-down Exit Waveform
INT0
INT1
XTAL1
Active phase
Power-down phase Oscillator restart phase
Active phase
Exit from power-down by reset redefines all the SFRs, exit from power-down by external
interrupt does no affect the SFRs.
6 80C32E
4149M–AERO–06/04

6 Page









80C32E pdf, datenblatt
AC Parameters
Each timing symbol has 5 characters. The first character is always a “T” (stands for
time). The other characters, depending on their positions, stand for the name of a signal
or the logical status of that signal. The following is a list of all the characters and what
they stand for.
Example:
TAVLL = Time for Address Valid to ALE Low.
TLLPL = Time for ALE Low to PSEN Low.
TA = -55°C to +125°C (Military temperature range); VSS = 0V; VCC = 5V ± 10%;
Load capacitance for Port 0, ALE and PSEN = 100 pF; Load capacitance for all other
outputs = 80 pF.
Table 4. External Program Memory Characteristics (ns)
Symbol
TLHLL
TAVLL
TLLAX
TLLIV
TLLPL
TPLPH
TPLIV
TPXIX
TPXIZ
TPXAV
TAVIV
TPLAZ
Parameter
ALE Pulse Width
Address Valid to ALE
Address Hold After ALE
ALE to Valid Instruction In
ALE to PSEN
PSEN Pulse Width
PSEN to Valid Instruction In
Input Instruction Hold After PSEN
Input Instruction Float After PSEN
PSEN to Address Valid
Address to Valid Instruction In
PSEN Low to Address Float
Figure 7. External Program Memory Read Cycle
ALE
TLHLL
TLLIV
TLLPL
12 TCLCL
TPLPH
PSEN
PORT 0 INSTR IN
TLLAX
TAVLL
A0-A7
TPLIV
TPLAZ
TPXIX
INSTR IN
TPXAV
TPXIZ
A0-A7
PORT 2
ADDRESS
OR SFR-P2
TAVIV
ADDRESS A8-A15
INSTR IN
ADDRESS A8-A15
30 MHz
Min Max
60
15
35
100
25
80
65
0
30
35
130
6
12 80C32E
4149M–AERO–06/04

12 Page





SeitenGesamt 20 Seiten
PDF Download[ 80C32E Schematic.PDF ]

Link teilen




Besondere Datenblatt

TeilenummerBeschreibungHersteller
80C32CMOS Single-Chip 8-Bit MicrocontrollerPhilips
Philips
80C328-bit microcontrollerNXP Semiconductors
NXP Semiconductors
80C32CMOS 0 to 44 MHz Single-chip 8 Bit MicrocontrollerTEMIC Semiconductors
TEMIC Semiconductors
80C32CHMOS SINGLE-CHIP 8-BIT MICROCONTROLLERAdvanced Analogic Technologies
Advanced Analogic Technologies
80C32-16CMOS Single-Chip 8-Bit MicrocontrollerPhilips
Philips

TeilenummerBeschreibungHersteller
CD40175BC

Hex D-Type Flip-Flop / Quad D-Type Flip-Flop.

Fairchild Semiconductor
Fairchild Semiconductor
KTD1146

EPITAXIAL PLANAR NPN TRANSISTOR.

KEC
KEC


www.Datenblatt-PDF.com       |      2020       |      Kontakt     |      Suche