|
|
Teilenummer | PCF8575 |
|
Beschreibung | Remote 16-bit I/O expander for I2C-bus | |
Hersteller | NXP Semiconductors | |
Logo | ||
Gesamt 24 Seiten INTEGRATED CIRCUITS
DATA SHEET
PCF8575
Remote 16-bit I/O expander for
I2C-bus
Product specification
Supersedes data of 1999 Feb 25
File under Integrated Circuits, IC12
1999 Apr 07
Philips Semiconductors
Remote 16-bit I/O expander for I2C-bus
Product specification
PCF8575
6 CHARACTERISTICS OF THE I2C-BUS
The I2C-bus is for bidirectional, 2-line communication
between different ICs or modules. The two lines are a
serial data line (SDA) and a serial clock line (SCL). Both
lines must be connected to a positive supply via a pull-up
resistor when connected to the output stages of a device.
Data transfer may be initiated only when the bus is not
busy.
6.1 Bit transfer
One data bit is transferred during each clock pulse.
The data on the SDA line must remain stable during the
HIGH period of the clock pulse as changes in the data line
at this time will be interpreted as control signals
(see Fig.3).
6.2 START and STOP conditions
Both data and clock lines remain HIGH when the bus is not
busy. A HIGH-to-LOW transition of the data line, while the
clock is HIGH is defined as the START condition (S).
A LOW-to-HIGH transition of the data line while the clock
is HIGH is defined as the STOP condition P (see Fig.4).
6.4 Acknowledge
The number of data bytes transferred between the START
and the STOP conditions from transmitter to receiver is not
limited. Each byte of eight bits is followed by one
acknowledge bit. The transmitter must release the SDA
line before the receiver can send an acknowledge bit.
A slave receiver which is addressed must generate an
acknowledge after the reception of each byte. Also a
master must generate an acknowledge after the reception
of each byte that has been clocked out of the slave
transmitter. The device that acknowledges has to pull
down the SDA line during the acknowledge clock pulse, so
that the SDA line is stable LOW during the HIGH period of
the acknowledge related clock pulse, set-up and hold
times must be taken into account.
A master receiver must signal an end of data to the
transmitter by not generating an acknowledge after the
last byte that has been clocked out of the slave. This is
done by the master receiver by holding the SDA line HIGH.
In this event the transmitter must release the data line to
enable the master to generate a STOP condition.
6.3 System configuration
A device generating a message is a ‘transmitter’, a device
receiving the message is the ‘receiver’. The device that
controls the message is the ‘master’ and the devices which
are controlled by the master are the ‘slaves’ (see Fig.5).
handbook, full pagewidth
SDA
SCL
data line
stable;
data valid
change
of data
allowed
Fig.3 Bit transfer.
MBC621
1999 Apr 07
6
6 Page Philips Semiconductors
Remote 16-bit I/O expander for I2C-bus
Product specification
PCF8575
handbook, full pagewidth
VDD
PCF8575 PCF8575
(1) (2)
MICROCOMPUTER
INT
INT INT
PCF8575
(8)
INT
MGL544
Fig.12 Application of multiple PCF8575s with interrupt.
1999 Apr 07
12
12 Page | ||
Seiten | Gesamt 24 Seiten | |
PDF Download | [ PCF8575 Schematic.PDF ] |
Teilenummer | Beschreibung | Hersteller |
PCF8570 | 256 x 8-bit static low-voltage RAM with I2C-bus interface | NXP Semiconductors |
PCF8570C | 128 x 8 Bit / 256 x 8 Bit Static Ram with IC Bus Interface | Philips |
PCF8570P | 256 x 8-bit static low-voltage RAM with I2C-bus interface | NXP Semiconductors |
PCF8570T | 256 x 8-bit static low-voltage RAM with I2C-bus interface | NXP Semiconductors |
PCF8571 | 128 x 8 Bit / 256 x 8 Bit Static Ram with IC Bus Interface | Philips |
Teilenummer | Beschreibung | Hersteller |
CD40175BC | Hex D-Type Flip-Flop / Quad D-Type Flip-Flop. |
Fairchild Semiconductor |
KTD1146 | EPITAXIAL PLANAR NPN TRANSISTOR. |
KEC |
www.Datenblatt-PDF.com | 2020 | Kontakt | Suche |