Datenblatt-pdf.com


PCA9517 Schematic ( PDF Datasheet ) - NXP Semiconductors

Teilenummer PCA9517
Beschreibung Level translating I2C-bus repeater
Hersteller NXP Semiconductors
Logo NXP Semiconductors Logo 




Gesamt 19 Seiten
PCA9517 Datasheet, Funktion
PCA9517
Level translating I2C-bus repeater
Rev. 03 — 30 January 2007
Product data sheet
1. General description
The PCA9517 is a CMOS integrated circuit that provides level shifting between low
voltage (down to 0.9 V) and higher voltage (2.7 V to 5.5 V) I2C-bus or SMBus applications.
While retaining all the operating modes and features of the I2C-bus system during the
level shifts, it also permits extension of the I2C-bus by providing bidirectional buffering for
both the data (SDA) and the clock (SCL) lines, thus enabling two buses of 400 pF. Using
the PCA9517 enables the system designer to isolate two halves of a bus for both voltage
and capacitance. The SDA and SCL pins are over voltage tolerant and are
high-impedance when the PCA9517 is unpowered.
The 2.7 V to 5.5 V bus B-side drivers behave much like the drivers on the PCA9515A
device, while the adjustable voltage bus A-side drivers drive more current and eliminate
the static offset voltage. This results in a LOW on the B-side translating into a nearly 0 V
LOW on the A-side which accommodates smaller voltage swings of lower voltage logic.
The static offset design of the B-side PCA9517 I/O drivers prevent them from being
connected to another device that has rise time accelerator including the PCA9510,
PCA9511, PCA9512, PCA9513, PCA9514, PCA9515A, PCA9516A, PCA9517 (B-side),
or PCA9518. The A-side of two or more PCA9517s can be connected together, however,
to allow a star topography with the A-side on the common bus, and the A-side can be
connected directly to any other buffer with static or dynamic offset voltage. Multiple
PCA9517s can be connected in series, A-side to B-side, with no build-up in offset voltage
with only time of flight delays to consider.
The PCA9517 drivers are not enabled unless VCCA is above 0.8 V and VCC is above 2.5 V.
The EN pin can also be used to turn the drivers on and off under system control. Caution
should be observed to only change the state of the enable pin when the bus is idle.
The output pull-down on the B-side internal buffer LOW is set for approximately 0.5 V,
while the input threshold of the internal buffer is set about 70 mV lower (0.43 V). When the
B-side I/O is driven LOW internally, the LOW is not recognized as a LOW by the input.
This prevents a lock-up condition from occurring. The output pull-down on the A-side
drives a hard LOW and the input level is set at 0.3VCCA to accommodate the need for a
lower LOW level in systems where the low voltage side supply voltage is as low as 0.9 V.
2. Features
I 2 channel, bidirectional buffer isolates capacitance and allows 400 pF on either side of
the device
I Voltage level translation from 0.9 V to 5.5 V and from 2.7 V to 5.5 V
I Footprint and functional replacement for PCA9515/15A
I I2C-bus and SMBus compatible






PCA9517 Datasheet, Funktion
NXP Semiconductors
PCA9517
Level translating I2C-bus repeater
SDA
SCL
BUS
MASTER
VCCA
VCCB
10 k
10 k
VCCA
SDAA
SCLA
10 k
VCCB
SDAB
SCLB
PCA9517
EN
10 k
SDA
SCL
SLAVE
400 kHz
VCCA
SDAA
SCLA
10 k
VCCB
SDAB
SCLB
PCA9517
EN
10 k
SDA
SCL
SLAVE
400 kHz
Fig 5. Typical star application
VCCA
SDAA
SCLA
10 k
VCCB
SDAB
SCLB
PCA9517
EN
10 k
SDA
SCL
SLAVE
400 kHz
002aac202
10 k
10 k
10 k
VCC
10 k
10 k
10 k
10 k
10 k
SDA
SCL
BUS
MASTER
SDAA
SCLA
SDAB
SCLB
PCA9517
EN
SDAA
SCLA
SDAB
SCLB
PCA9517
EN
SDAA
SCLA
SDAB
SCLB
PCA9517
EN
SDA
SCL
SLAVE
400 kHz
Fig 6. Typical series application
PCA9517_3
Product data sheet
Rev. 03 — 30 January 2007
002aac203
© NXP B.V. 2007. All rights reserved.
6 of 19

6 Page









PCA9517 pdf, datenblatt
NXP Semiconductors
12. Package outline
SO8: plastic small outline package; 8 leads; body width 3.9 mm
PCA9517
Level translating I2C-bus repeater
SOT96-1
D
y
Z
8
c
5
EA
X
HE v M A
pin 1 index
1
e
A2
A1
4
bp
wM
Q
(A 3)
A
Lp
L
detail X
θ
0 2.5 5 mm
scale
DIMENSIONS (inch dimensions are derived from the original mm dimensions)
A
UNIT max. A1 A2 A3 bp
c D(1) E(2) e
HE
L
Lp
Q
v
mm
1.75
0.25
0.10
1.45
1.25
0.25
0.49
0.36
0.25
0.19
5.0
4.8
4.0
3.8
1.27
6.2
5.8
1.05
1.0
0.4
0.7
0.6
0.25
inches
0.069
0.010
0.004
0.057
0.049
0.01
0.019 0.0100 0.20
0.014 0.0075 0.19
0.16
0.15
0.05
0.244
0.228
0.041
0.039
0.016
0.028
0.024
0.01
w y Z (1)
0.25 0.1
0.7
0.3
0.01
0.004
0.028
0.012
θ
8o
0o
Notes
1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.
2. Plastic or metal protrusions of 0.25 mm (0.01 inch) maximum per side are not included.
OUTLINE
VERSION
SOT96-1
IEC
076E03
REFERENCES
JEDEC
JEITA
MS-012
EUROPEAN
PROJECTION
ISSUE DATE
99-12-27
03-02-18
Fig 14. Package outline SOT96-1 (SO8)
PCA9517_3
Product data sheet
Rev. 03 — 30 January 2007
© NXP B.V. 2007. All rights reserved.
12 of 19

12 Page





SeitenGesamt 19 Seiten
PDF Download[ PCA9517 Schematic.PDF ]

Link teilen




Besondere Datenblatt

TeilenummerBeschreibungHersteller
PCA9510Hot swappable I2C and SMBus bus bufferNXP Semiconductors
NXP Semiconductors
PCA9510AHot swappable I2C-bus and SMBus bus bufferNXP Semiconductors
NXP Semiconductors
PCA9510DHot swappable I2C and SMBus bus bufferNXP Semiconductors
NXP Semiconductors
PCA9510DPHot swappable I2C and SMBus bus bufferNXP Semiconductors
NXP Semiconductors
PCA9511Hot swappable I2C and SMBus bus bufferNXP Semiconductors
NXP Semiconductors

TeilenummerBeschreibungHersteller
CD40175BC

Hex D-Type Flip-Flop / Quad D-Type Flip-Flop.

Fairchild Semiconductor
Fairchild Semiconductor
KTD1146

EPITAXIAL PLANAR NPN TRANSISTOR.

KEC
KEC


www.Datenblatt-PDF.com       |      2020       |      Kontakt     |      Suche