Datenblatt-pdf.com


CD54AC193 Schematic ( PDF Datasheet ) - Intersil Corporation

Teilenummer CD54AC193
Beschreibung Presettable Synchronous 4-Bit Binary Up/Down Counter with Reset
Hersteller Intersil Corporation
Logo Intersil Corporation Logo 




Gesamt 1 Seiten
CD54AC193 Datasheet, Funktion
SEMICONDUCTOR
COMPLETE DATA SHEET
June 1997
COMING SOON!
CD54AC193/3A
CD54ACT193/3A
Presettable Synchronous
4-Bit Binary Up/Down Counter with Reset
Description
The CD54AC193/3A and CD54ACT193/3A are up/down
binary counters with separate up/down clocks. These
devices utilize the Harris Advanced CMOS Logic technology.
Presetting the counter to the number on preset data inputs
(P0-P3) is accomplished by a LOW asynchronous parallel
load input (PL). The counter is incremented on the
LOW-to-HIGH transition of the Clock-Up input (and a HIGH
level on the Clock-Down input) and decremented on the
LOW-to-HIGH transition of the Clock-Down input (and a
HIGH level on the Clock-Up input). A HIGH level on the
Reset input overrides any other input to clear the counter to
its zero state. The TCU (carry) output goes LOW half a clock
period before the zero count is reached and returns to a
HIGH level at the zero count. The TCD (borrow) output in the
count down mode likewise goes LOW half a clock period
before the maximum count (15 counts) and returns to HIGH
at the maximum count. Cascading is effected by connecting
the TCU and TCD outputs of a less significant counter to the
Clock-Up and Clock-Down inputs, respectively, of the next
most significant counter.
The CD54AC193/3A and CD54ACT193/3A are supplied in
16-lead dual-in-line ceramic packages (F suffix).s
Functional Diagram
BINARY PRESET
P0 P1 P2 P3
ASYNC
PARALLEL
LOAD
ENABLE
15
11
PL
1 10
9
MASTER 14
RESET
3 Q0
2 Q1
6 Q2
BINARY
OUTPUTS
CLOCK UP 5
4
CLOCK DOWN
7 Q3
12 TERMINAL
COUNT UP
13 TERMINAL
COUNT DOWN
ACT INPUT LOAD TABLE
INPUT
UNIT LOAD (NOTE 1)
P0 - P3, PL
0.75
MR, CPU, CPD
0.85
NOTE:
1. Unit load is ICC limit specified in DC Electrical Specifications
Table, e.g., 2.4mA Max at +25oC.
Absolute Maximum Ratings
DC Supply Voltage, VCC . . . . . . . . . . . . . . . . . . . . . . . . -0.5V to +6V
DC Input Diode Current, IIK
For VI < -0.5V or VI > VCC + 0.5V . . . . . . . . . . . . . . . . . . . . . .±20mA
DC Output Diode Current, IOK
For VO < -0.5V or VO > VCC + 0.5V . . . . . . . . . . . . . . . . . . . . .±50mA
DC Output Source or Sink Current, Per Output Pin, IO
For VO > -0.5V or VO < VCC + 0.5V . . . . . . . . . . . . . . . . . . . . .±50mA
DC VCC or GND Current, ICC or IGND
For Up to 4 Outputs Per Device, Add ±25mA For Each
Additional Output . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .±100mA
Power Dissipation Per Package, PD
TA = -55oC to +100oC (Package F) . . . . . . . . . . . . . . . . . . 500mW
TA = +100oC to +125oC (Package F) . . . . . . . . Derate Linearly at
8mW/oC to 300mW
Operating Temperature Range, TA
Package Type F . . . . . . . . . . . . . . . . . . . . . . . . . . -55oC to +125oC
Storage Temperature, TSTG . . . . . . . . . . . . . . . . . . -65oC to +150oC
Lead Temperature (During Soldering)
At Distance 1/16in. ± 1/32in. (1.59mm ± 0.79mm)
From Case For 10s Max . . . . . . . . . . . . . . . . . . . . . . . . . . +265oC
Unit Inserted Into a PC Board (Min Thickness 1/16in., 1.59mm)
With Solder Contacting Lead Tips Only. . . . . . . . . . . . . . . +300oC
CAUTION: Stresses above those listed in “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress only rating and operation
of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.
Recommended Operating Conditions
Supply Voltage Range, VCC
Unless Otherwise Specified, All Voltages Referenced to GND
TA = Full Package Temperature Range
CD54AC Types . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .1.5V to 5.5V
CD54ACT Types . . . . . . . . . . . . . . . . . . . . . . . . . . . . .4.5V to 5.5V
DC Input or Output Voltage, VI, VO. . . . . . . . . . . . . . . . . . 0V to VCC
Operating Temperature, TA . . . . . . . . . . . . . . . . . . . -55oC to +125oC
Input Rise and Fall Slew Rate, dt/dv
at 1.5V to 3V (AC Types) . . . . . . . . . . . . . . . . . . . 0ns/V to 50ns/V
at 3.6V to 5.5V (AC Types) . . . . . . . . . . . . . . . . . 0ns/V to 20ns/V
at 4.5V to 5.5V (AC Types) . . . . . . . . . . . . . . . . . 0ns/V to 10ns/V
CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper I.C. Handling Procedures.
Copyright © Harris Corporation 1994
1
File Number 3897





SeitenGesamt 1 Seiten
PDF Download[ CD54AC193 Schematic.PDF ]

Link teilen




Besondere Datenblatt

TeilenummerBeschreibungHersteller
CD54AC191Presettable Synchronous 4-Bit Binary Up/Down CountersIntersil Corporation
Intersil Corporation
CD54AC191Presettable Synchronous 4-Bit Binary Up/Down CountersIntersil
Intersil
CD54AC191Presettable Synchronous 4-Bit Binary Up/Down Counter (Rev. A)Texas Instruments
Texas Instruments
CD54AC1913APresettable Synchronous 4-Bit Binary Up/Down CountersIntersil Corporation
Intersil Corporation
CD54AC1913APresettable Synchronous 4-Bit Binary Up/Down CountersIntersil
Intersil

TeilenummerBeschreibungHersteller
CD40175BC

Hex D-Type Flip-Flop / Quad D-Type Flip-Flop.

Fairchild Semiconductor
Fairchild Semiconductor
KTD1146

EPITAXIAL PLANAR NPN TRANSISTOR.

KEC
KEC


www.Datenblatt-PDF.com       |      2020       |      Kontakt     |      Suche