Datenblatt-pdf.com


PBL386151SHT Schematic ( PDF Datasheet ) - Ericsson

Teilenummer PBL386151SHT
Beschreibung Subscriber Line Interface Circuit
Hersteller Ericsson
Logo Ericsson Logo 




Gesamt 18 Seiten
PBL386151SHT Datasheet, Funktion
Preliminary Information
February 2000
PBL 386 15/1
Subscriber Line
Interface Circuit
Description
The PBL 386 15/1 Subscriber Line Interface Circuit (SLIC) is a 90 V bipolar integrated
circuit for use in ISDN Network Terminal Adapters, DAML, FITL and other short loop
telecommunication equipment which often are remote powered, and by that, the
available power is limited. The PBL 386 15/1 has been optimized for low total line
interface cost, low power and requires a minimum of external components.
The PBL 386 15/1 has constant current feed, programmable to max 30mA. The SLIC
uses a first battery voltage for On-hook . A second battery voltage is used for
Off-hook and must be connected, to reduce short loop power dissipation. The SLIC
automatically switches between the two battery supply voltages without need for
external components or external control. The loop current controls the switching
between On-hook and Off-hook battery.
The SLIC incorporates loop current, ground key and ring trip detection functions.
The PBL 386 15/1 is compatible with loop start signalling. Two- to four-wire and
four- to two-wire voice frequency (vf) signal conversion is accomplished by the SLIC
in conjunction with either a conventional CODEC/filter or with a programmable
CODEC/filter, e.g. SLAC, SiCoFi, Combo II. The programmable line terminating
impedance could be complex or real to fit every market. Longitudinal voltages are
suppressed by a feedback loop in the SLIC and the longitudinal balance specifica-
tions meet Bellcore TR909 requirements.
The PBL 386 15/1 package is a very PCB space efficient 28-pin SSOP.
DT
DR
TIPX
RINGX
HP
TS
Two-wire
Interface
VBAT2
VBAT
BGND
Ring Trip
Comparator
Ground Key
Detector
Line Feed
Controller
and
Longitudinal
Signal
Suppression
Off-hook
Detector
VF Signal
Transmission
Ring Relay
Driver
Input
Decoder and
Control
RRLY
C1
C2
C3
VCC
DET
PSG
LP
REF
PLC
PLD
AGND
VTX
RSN
VEE
(optional)
Applications
• ISDN Network terminals
• DAML
• FITL
• Shortloop applications
Key Features
• Small footprint with SSOP package
• On-hook and Off-hook battery with
automatic switching, controlled by
loop current
• On-hook battery current is limited
to 6 mA
• 37 mW on-hook power dissipation in
active state
• Metering 0.5 Vrms (0.7 Vpeak)
• Adaptive Overhead Voltage
The overhead voltage follows
1Vpeak<signals<2.5Vpeak
• Battery supply as low as -10V
• Only +5V in addition to GND
and battery (VEE optional)
• Open loop voltage tracks On-hook
battery
• Full longitudinal current capability
during On-hook
• 43.5V open loop voltage @ -48V
battery feed
• Automatic compensation for
line leakage up to 5 mA
• On-hook transmission
• Programmable loop & ring-trip
detector threshold
• Ground key detector
• Analog temperature guard with status
exclusively viewed at detector output
• Integrated Ring Relay Driver
• Silent polarity reversal
• Linevoltage measurement
PBL 386 15/1
Figure 1. Block diagram.
Package: 28-pin SSOP
1






PBL386151SHT Datasheet, Funktion
PBL 386 15/1
Parameter
Ref
fig Conditions
Loop current detector
Programmable threshold, IDET
ILTh > 10 mA
Ground key detector
ILTh
=
500
RLD
Ground key detector threshold
ILTIPX and ILRINGX current difference to trigger ground key det.
Ring trip comparator
Offset voltage, VDTDR
Input bias current, IB
Input common mode range, VDT, VDR
Source resistance, RS = 0
IB = (IDT + IDR)/2
Ring relay driver
Saturation voltage, VOL
Off state leakage current, ILk
IOL = 50 mA
VOH = 12 V
Digital inputs (C1, C2, C3)
Input low voltage, VIL
Input high voltage, VIH
Input low current, |IIL|
Input high current, IIH
Detector output (DET)
VIL = 0.5
VIH = 2.5 V
Output low voltage, VOL
IOL = 1 mA
Internal pull-up resistor to VCC
Power dissipation (VBat = -48V, VBat2 = -22V, note 9)
P1 Open circuit state
P2 @ VEE=-5V
Active State ILo = 0 mA, IL = 0 mA
P3 @ VEE=VB2
Active State ILo = 0 mA, IL = 0 mA
P4 @ VEE = -5V
Active RL = 300(off-hook)
P5 @ VEE = -5V
Active RL = 600(off-hook)
Power supply currents (VBat = -48V)
VCC current, ICC
Open circuit state
VEE current, IEE
Open circuit state
VBat current, IBat
Open circuit state
VCC current, ICC
Active State ILo= 0 mA, IL = 0 mA
VEE current, IEE
Active State ILo= 0 mA, IL = 0 mA
VBat current, IBat , On-hook
Active State ILo= 0 mA, IL = 0 mA
Power supply rejection ratios
VCC to 2- or 4-wire port
VEE to 2- or 4-wire port
VBat to 2- or 4-wire port
VBat2 to 2- or 4-wire port
Active State, f = 1 kHz, Vn = 100mV
Active State, f = 1 kHz, Vn = 100mV
Active State, f = 1 kHz, Vn = 100mV
Active State, f = 1 kHz, Vn = 100mV
Temperature guard
Junction threshold temperature, TJG
Thermal resistance
28-pin SSOP, θJP28SSOP
Min
0.9•ILTh
11
-20
-50
VBat+1
0
2.5
-0.2
-0.2
-0.8
30
28.5
45
28.5
140
Typ
ILTh
15
0
-20
0.2
0.1
10
15
37
40
415
200
1.3
-0.1
-0.1
2.1
0.1
-0.5
45
55
60
60
55
Max Unit
1.1•ILTh mA
19 mA
20 mV
nA
-1 V
0.5 V
100 µA
0.5 V
VCC V
200 µA
200 µA
0.6 V
k
18 mW
44 mW
47 mW
mW
mW
mA
mA
mA
3.5 mA
0.3 mA
mA
dB
dB
dB
dB
°C
°C/W
6

6 Page









PBL386151SHT pdf, datenblatt
PBL 386 15/1
High-Pass Transmit Filter
When CODEC/filter with a single 5 V power
supply is used, it is necessary to separate
the different signal reference voltages be-
tween the SLIC and the CODEC/filter. In
the transmit direction this can be done by
connecting a capacitor between the VTX
output of the SLIC and the CODEC/filter
input. This capacitor will also form, togeth-
er with RTX and/or the input impedance of
the CODEC/filter, a high-pass RC filter. It is
recommended to position the 3 dB break
point of this filter between 30 and 80 Hz to
get a fast enough response for the dc steps
that may occur with DTMF signaling.
1 VPeak
Capacitor CLP
The capacitor C , which connects between
LP
the terminals LP and VBAT2, positions the
high end frequency break point of the low
pass filter in the dc loop in the SLIC. CLP
together with CHP and ZT (see section Two-
Wire Impedance) forms the total two wire
output impedance of the SLIC.
RFEED
[]
CLP
[nF]
CHP
[nF]
225 470 68
Table 1. CLP and CHP values.
Adaptive Overhead Voltage, AOV
The Adaptive Overhead Voltage feature
minimizes the power dissipation and at the
same time provides a flexible solution for
different system requirements and possi-
ble future changes concerning voice, me-
tering and other signal levels. This is done
by using an overhead voltage which auto-
matically adapts to the signal level (voice +
metering).
The PBL38615/1 will behave as a SLIC
with fixed overhead for signals in the 0-
20kHz range and with an amplitude less
than 1V . For signal amplitudes between
peak
1VPeak and 2.5VPeak the adaptive overhead
function will expand the overhead voltage
making it possible for the signal to propa-
gate through the SLIC without distortion (
This is the total sum of voice and metering
signal). The expansion of the overhead
occurs instantaneously. When the signal
amplitude decreases, the overhead returns
to its initial value with a time constant of
approximately one second (see figure 11).
2.50 V
2.50 V
2.50 V
Figure 11. The AOV funktion when the AOV-pin is left open. (Observe, burst
undersampled).
During operation the influence of the adap-
tive overhead function will not effect the
SLIC performance in the constant current
region of operation (see figure 11). If,
however, the SLIC is in the off-hook,
constant voltage region of operation then
the influence of the adaptive headroom will
be apparent as a slight decrease in line
voltage (and hence line current) as the
SLIC adjusts to accommodate the larger
(voice + metering) signal.
Line Feed
If VTR < | VBAT2 | -5.7 approx (See formula
C in figure 17). the PBL 386 15/1 SLIC will
emulate constant current feed. (references
A-C in figure 17). The constant current
region is adjustable between 18 mA and 30
mA.
If VTR > | VBAT2 | -5.7 approx (See
formula C in figure 17). the PBL 38615/1
SLIC will emulate a constant voltage feed
with 2 x 25 source impedance (refer-
ences C-E in figure 17). This section is
made as steep as possible to switch battery
faster.
If the loop current is less than 5.5mA then
the SLIC will automatically switch to supply
the DC feed via Vbat rather than Vbat2
(references E in figure 17). This will not give
any disturbances on the line.
The open loop voltage, VTRMAX, measured
between the TIPX and RINGX terminals
tracks the battery voltage VBAT(references
J in figure 17). According to the formula:
V = | VBAT | -4.6
TRMAX
When the line current is approaching
open loop conditions (references G in figure
17) the overhead voltage is reduced. The
line voltage is kept nearly constant with a
steep slope corresponding to 2x25
(references H in figure 17), to ensure
maximum open loop voltage, even with a
leaking telephone line.
Constant Current Region
The constant current (reference A-C in
figure 17) is adjusted by connecting a resis-
tor, RLC, between terminal PLC and ground
according to the equation:
RLC =
500
ILProg
- 10.4 In (ILProg 32)
ILProg
Can simplifies to:
500
RLC = ILProg
12

12 Page





SeitenGesamt 18 Seiten
PDF Download[ PBL386151SHT Schematic.PDF ]

Link teilen




Besondere Datenblatt

TeilenummerBeschreibungHersteller
PBL386151SHTSubscriber Line Interface CircuitEricsson
Ericsson

TeilenummerBeschreibungHersteller
CD40175BC

Hex D-Type Flip-Flop / Quad D-Type Flip-Flop.

Fairchild Semiconductor
Fairchild Semiconductor
KTD1146

EPITAXIAL PLANAR NPN TRANSISTOR.

KEC
KEC


www.Datenblatt-PDF.com       |      2020       |      Kontakt     |      Suche