Datenblatt-pdf.com


PALCE20V8Q-25PC Schematic ( PDF Datasheet ) - Advanced Micro Devices

Teilenummer PALCE20V8Q-25PC
Beschreibung EE CMOS 24-Pin Universal Programmable Array Logic
Hersteller Advanced Micro Devices
Logo Advanced Micro Devices Logo 




Gesamt 16 Seiten
PALCE20V8Q-25PC Datasheet, Funktion
FINAL
COM’L: H-5/7/10/15/25, Q-10/15/25
IND: H-15/25, Q-20/25
PALCE20V8 Family
EE CMOS 24-Pin Universal Programmable Array Logic
Advanced
Micro
Devices
DISTINCTIVE CHARACTERISTICS
s Pin and function compatible with all GAL
20V8/As
s Electrically erasable CMOS technology pro-
vides reconfigurable logic and full testability
s High-speed CMOS technology
— 5-ns propagation delay for “-5” version
— 7.5-ns propagation delay for “-7” version
s Direct plug-in replacement for a wide range of
24-pin PAL devices
s Programmable enable/disable control
s Outputs individually programmable as
registered or combinatorial
GENERAL DESCRIPTION
The PALCE20V8 is an advanced PAL device built with
low-power, high-speed, electrically-erasable CMOS
technology. Its macrocells provide a universal device
architecture. The PALCE20V8 is fully compatible with
the GAL20V8 and can directly replace PAL20R8 series
devices and most 24-pin combinatorial PAL devices.
Device logic is automatically configured according to the
user’s design specification. A design is implemented
using any of a number of popular design software pack-
ages, allowing automatic creation of a programming file
based on Boolean or state equations. Design software
also verifies the design and can provide test vectors for
the finished device. Programming can be accomplished
on standard PAL device programmers.
The PALCE20V8 utilizes the familiar sum-of-products
(AND/OR) architecture that allows users to implement
BLOCK DIAGRAM
s Peripheral Component Interconnect (PCI)
compliant
s Preloadable output registers for testability
s Automatic register reset on power-up
s Cost-effective 24-pin plastic SKINNYDIP and
28-pin PLCC packages
s Extensive third-party software and programmer
support through FusionPLD partners
s Fully tested for 100% programming and func-
tional yields and high reliability
s Programmable output polarity
s 5-ns version utilizes a split leadframe for
improved performance
complex logic functions easily and efficiently. Multiple
levels of combinatorial logic can always be reduced to
sum-of-products form, taking advantage of the very
wide input gates available in PAL devices. The equa-
tions are programmed into the device through floating-
gate cells in the AND logic array that can be erased
electrically.
The fixed OR array allows up to eight data product terms
per output for logic functions. The sum of these products
feeds the output macrocell. Each macrocell can be
programmed as registered or combinatorial with an
active-high or active-low output. The output configura-
tion is determined by two global bits and one local bit
controlling four multiplexers in each macrocell.
I1 – I10
10
CLK/I0
Programmable AND Array
40 x 64
Input
Mux.
MACRO
MC0
MACRO
MC1
MACRO
MC2
MACRO
MC3
MACRO
MC4
MACRO
MC5
MACRO
MC6
MACRO
MC7
Input
Mux.
OE/I11 I12 I/O0 I/O1 I/O2 I/O4 I/O4 I/O5 I/O6 I/O7 I13
Publication# 16491 Rev. D Amendment /0
Issue Date: February 1996
16491D-1
2-155






PALCE20V8Q-25PC Datasheet, Funktion
AMD
OE
DQ
CLK Q
Registered Active Low
OE
DQ
CLK Q
Registered Active High
Combinatorial I/O Active Low
VCC
Combinatorial I/O Active High
VCC
Note 1
Note 1
Combinatorial Output Active Low
Combinatorial Output Active High
Notes:
1. Feedback is not available on pins 18 (21)
and 19 (23) in the combinatorial output mode.
2. This macrocell configuration is not available on
pins 18 (21) and 19 (23).
Note 2
Adjacent I/O pin
2-160
Dedicated Input
Figure 2. Macrocell Configurations
PALCE20V8 Family
16491D-5

6 Page









PALCE20V8Q-25PC pdf, datenblatt
AMD
SWITCHING WAVEFORMS
Input or
Feedback
Input or
Feedback
Combinatorial
Output
VT
tPD
VT
16491D-7
Combinatorial Output
Clock
Registered
Output
VT
tS tH
VT
tCO
VT
16491D-8
Registered Output
Clock
tWH
VT
tWL
16491D-9
Clock Width
Input
Output
VT
tER tEA
VOH - 0.5V
VOL + 0.5V
VT
16491D-10
Input to Output Disable/Enable
OE
Output
VT
tPXZ
tPZX
VOH - 0.5V
VOL + 0.5V
VT
16491D-11
OE to Output Disable/Enable
Notes:
1. VT = 1.5 V
2. Input pulse amplitude 0 V to 3.0 V.
3. Input rise and fall times 2 ns – 5 ns typical.
2-176
PALCE20V8 Family

12 Page





SeitenGesamt 16 Seiten
PDF Download[ PALCE20V8Q-25PC Schematic.PDF ]

Link teilen




Besondere Datenblatt

TeilenummerBeschreibungHersteller
PALCE20V8Q-25PCEE CMOS 24-Pin Universal Programmable Array LogicAdvanced Micro Devices
Advanced Micro Devices
PALCE20V8Q-25PC4EE CMOS 24-Pin Universal Programmable Array LogicAdvanced Micro Devices
Advanced Micro Devices
PALCE20V8Q-25PC5EE CMOS 24-Pin Universal Programmable Array LogicAdvanced Micro Devices
Advanced Micro Devices
PALCE20V8Q-25PIEE CMOS 24-Pin Universal Programmable Array LogicAdvanced Micro Devices
Advanced Micro Devices
PALCE20V8Q-25PI4EE CMOS 24-Pin Universal Programmable Array LogicAdvanced Micro Devices
Advanced Micro Devices

TeilenummerBeschreibungHersteller
CD40175BC

Hex D-Type Flip-Flop / Quad D-Type Flip-Flop.

Fairchild Semiconductor
Fairchild Semiconductor
KTD1146

EPITAXIAL PLANAR NPN TRANSISTOR.

KEC
KEC


www.Datenblatt-PDF.com       |      2020       |      Kontakt     |      Suche