Datenblatt-pdf.com


P87LPC767 Schematic ( PDF Datasheet ) - NXP Semiconductors

Teilenummer P87LPC767
Beschreibung Low power/ low price/ low pin count 20 pin microcontroller with 4-kbyte OTP and 8-bit A/D converter
Hersteller NXP Semiconductors
Logo NXP Semiconductors Logo 




Gesamt 60 Seiten
P87LPC767 Datasheet, Funktion
INTEGRATED CIRCUITS
87LPC767
Low power, low price, low pin count
(20 pin) microcontroller with 4-kbyte OTP
and 8-bit A/D converter
Product data
Supersedes data of 2001 Jun 12
IC28 Data Handbook
2001 Aug 07
Philips
Semiconductors






P87LPC767 Datasheet, Funktion
Philips Semiconductors
Low power, low price, low pin count (20 pin)
microcontroller with 4-kbyte OTP and 8-bit A/D converter
BLOCK DIAGRAM
Product data
87LPC767
ACCELERATED
80C51 CPU
CRYSTAL OR
RESONATOR
4K BYTE
CODE EPROM
INTERNAL BUS
128 BYTE
DATA RAM
PORT 2
CONFIGURABLE I/OS
PORT 1
CONFIGURABLE I/OS
PORT 0
CONFIGURABLE I/OS
KEYPAD
INTERRUPT
CONFIGURABLE
OSCILLATOR
ON-CHIP
R/C
OSCILLATOR
UART
I2C
TIMER 0, 1
WATCHDOG TIMER
AND OSCILLATOR
ANALOG
COMPARATORS
A/D
CONVERTER
POWER MONITOR
(POWER-ON RESET,
BROWNOUT RESET)
SU01351
2001 Aug 07
3

6 Page









P87LPC767 pdf, datenblatt
Philips Semiconductors
Low power, low price, low pin count (20 pin)
microcontroller with 4-kbyte OTP and 8-bit A/D converter
Product data
87LPC767
ADCON Address: C0h
Bit addressable
Reset Value: 00h
BIT SYMBOL
ADCON.7
ENADC
ADCON.6
ADCON.5
ADCON.4
-
-
ADCI
ADCON.3
ADCS
ADCI, ADCS
00
01
10
11
ADCON.2
RCCLK
ADCON.1, 0
AADR1,0
AADR1, AADR0
00
01
10
11
7
ENADC
6
-
543210
- ADCI ADCS RCCLK AADR1 AADR0
FUNCTION
When ENADC = 1, the A/D is enabled and conversions may take place. Must be set 10
microseconds before a conversion is started. ENADC cannot be cleared while ADCS or ADCI
are 1.
Reserved for future use. Should not be set to 1 by user programs.
Reserved for future use. Should not be set to 1 by user programs.
A/D conversion complete/interrupt flag. This flag is set when an A/D conversion is completed.
This bit will cause a hardware interrupt if enabled and of sufficient priority. Must be cleared by
software.
A/D start. Setting this bit by software starts the conversion of the selected A/D input. ADCS
remains set while the A/D conversion is in progress and is cleared automatically upon
completion. While ADCS or ADCI are one, new start commands are ignored.
A/D Status
A/D not busy, a conversion can be started.
A/D busy, the start of a new conversion is blocked.
An A/D conversion is complete. ADCI must be cleared prior to starting a new conversion.
An A/D conversion is complete. ADCI must be cleared prior to starting a new conversion. This
state exists for one machine cycle as an A/D conversion is completed.
When RCCLK = 0, the CPU clock is used as the A/D clock. When RCCLK = 1, the internal RC
oscillator is used as the A/D clock. This bit is writable while ADCS and ADCI are 0.
Along with AADR0, selects the A/D channel to be converted. These bits can only be written
while ADCS and ADCI are 0.
A/D Input Selected
AD0 (P0.3).
AD1 (P0.4).
AD2 (P0.5).
AD3 (P0.6).
SU01354
Figure 2. A/D Control Register (ADCON)
A/D Timing
The A/D may be clocked in one of two ways. The default is to use
the CPU clock as the A/D clock source. When used in this manner,
the A/D completes a conversion in 31 machine cycles. The A/D may
be operated up to the maximum CPU clock rate of 20 MHz, giving a
conversion time of 9.3 µs. The formula for calculating A/D
conversion time when the CPU clock runs the A/D is: 186 µs / CPU
clock rate (in MHz). To obtain accurate A/D conversion results, the
CPU clock must be at least 1 MHz.
The A/D may also be clocked by the on-chip RC oscillator, even if
the RC oscillator is not used as the CPU clock. This is accomplished
by setting the RCCLK bit in ADCON. This arrangement has several
advantages. First, the A/D conversion time is faster at lower CPU
clock rates. Also, the CPU may be run at speeds below 1 MHz
without affecting A/D accuracy. Finally, the Power Down mode may
be used to completely shut down the CPU and its oscillator, along
with other peripheral functions, in order to obtain the best possible
A/D accuracy. This should not be used if the MCU uses an external
clock source greater than 4 MHz.
When the A/D is operated from the RCCLK while the CPU is running
from another clock source, 3 or 4 machine cycles are used to
synchronize A/D operation. The time can range from a minimum of 3
machine cycles (at the CPU clock rate) + 108 RC clocks to a
maximum of 4 machine cycles (at the CPU clock rate) + 112 RC
clocks.
Example A/D conversion times at various CPU clock rates are
shown in Table 1. In Table 1, maximum times for RCCLK = 1 use an
RC clock frequency of 4.5 MHz (6 MHz - 25%). Minimum times for
RCCLK = 1 use an RC clock frequency of 7.5 MHz (6 MHz + 25%).
Nominal time assume an ideal RC clock frequency of 6 MHz and an
average of 3.5 machine cycles at the CPU clock rate.
2001 Aug 07
9

12 Page





SeitenGesamt 60 Seiten
PDF Download[ P87LPC767 Schematic.PDF ]

Link teilen




Besondere Datenblatt

TeilenummerBeschreibungHersteller
P87LPC760Low power/ low price/ low pin count (14 pin) microcontroller with 1 kbyte OTPNXP Semiconductors
NXP Semiconductors
P87LPC760BDHLow power/ low price/ low pin count (14 pin) microcontroller with 1 kbyte OTPNXP Semiconductors
NXP Semiconductors
P87LPC760BNLow power/ low price/ low pin count (14 pin) microcontroller with 1 kbyte OTPNXP Semiconductors
NXP Semiconductors
P87LPC762Low power/ low price/ low pin count 20 pin microcontroller with 2 kbyte OTPNXP Semiconductors
NXP Semiconductors
P87LPC762BDLow power/ low price/ low pin count 20 pin microcontroller with 2 kbyte OTPNXP Semiconductors
NXP Semiconductors

TeilenummerBeschreibungHersteller
CD40175BC

Hex D-Type Flip-Flop / Quad D-Type Flip-Flop.

Fairchild Semiconductor
Fairchild Semiconductor
KTD1146

EPITAXIAL PLANAR NPN TRANSISTOR.

KEC
KEC


www.Datenblatt-PDF.com       |      2020       |      Kontakt     |      Suche