Datenblatt-pdf.com


EL5283C Schematic ( PDF Datasheet ) - Elantec Semiconductor

Teilenummer EL5283C
Beschreibung Dual and Window 8ns High-Speed Comparators
Hersteller Elantec Semiconductor
Logo Elantec Semiconductor Logo 




Gesamt 9 Seiten
EL5283C Datasheet, Funktion
EL5283C - Preliminary
Dual and Window 8ns High-Speed Comparators
Features
• 8ns typ. propagation delay
• 5V to 12V input supply
• +2.7V to +5V output supply
• True-to-ground input
• Rail-to-rail outputs
• Active low latch
• Single available (EL5181C)
• Quad available (EL5481C &
EL5482C)
• Pin-compatible 4ns family
available (EL5x85C, EL5287C &
EL5486C)
Applications
• Threshold detection
• High speed sampling circuits
• High speed triggers
• Line receivers
• PWM circuits
• High speed V/F converters
Ordering Information
Part No.
EL5283CY
EL5283CY-T13
Package
10-Pin MSOP
10-Pin MSOP
Tape & Reel
-
13”
Outline #
MDP0043
MDP0043
General Description
The EL5283C comparator is designed for operation in single supply
and dual supply applications with 5V to 12V between VS+ and VS-.
For single supplies, the inputs can operate from 0.1V below ground for
use in ground-sensing applications.
The output side of the comparators can be supplied from a single sup-
ply of 2.7V to 5V. The rail-to-rail output swing enables direct
connection of the comparator to both CMOS and TTL logic circuits.
The latch input of the EL5283C can be used to hold the comparator
output value by applying a low logic level to the pin.
The EL5283C contains two comparators set up as a window compara-
tor. A single input is compared with a high and low reference. When
the output goes beyond one of these reference signals, the relevant out-
put goes high.
The EL5283C in the 10-pin MSOP package and is specified for opera-
tion over the full -40°C to +85°C temperature range. Also available
are a single (EL5181C) and quad versions (EL5481C and EL5482C).
Pin Configurations
VS+ 1
10 VSD
VREFH 2
IN 3
VREFL 4
+
-
+
-
9 OUTH
8 LATCH
7 OUTL
VS- 5
6 GND
EL5283C
(10-Pin MSOP)
Note: All information contained in this data sheet has been carefully checked and is believed to be accurate as of the date of publication; however, this data sheet cannot be a “controlled document”. Current revisions, if any, to these
specifications are maintained at the factory and are available upon your request. We recommend checking the revision level before finalization of your design documentation.
© 2001 Elantec Semiconductor, Inc.






EL5283C Datasheet, Funktion
EL5283C - Preliminary
Dual and Window 8ns High-Speed Comparators
Timing Diagram
Latch
Enable
Input
Latch
Differential
Input
Voltage
VIN
Comparator
Output
Compare
ts th
VDD
tpd-
Latch
Compare
tpw(D)
Latch
1.4V
VOS
td+(D)
2.4V
Definition of Terms
Terms
VOS
VIN
VOD
tpd+
tpd-
td+
td-
ts
th
tpw (D)
Definition
Input Offset Voltage - Voltage applied between the two input terminals to obtain CMOS logic threshold at the output
Input Voltage Pulse Amplitude - Usually set to 100mV for comparator specifications
Input Voltage Overdrive - Usually set to 5mV and in opposite polarity to VIN for comparator specifications
Input to Output High Delay - The propagation delay measured from the time the input signal crosses the input offset voltage to the CMOS
logic threshold of an output low to high transition
Input to Output Low Delay - The propagation delay measured from the time the input signal crosses the input offset voltage to the CMOS
logic threshold of an output high to low transition
Latch Disable to Output High Delay - The propagation delay measured from the latch signal crossing the CMOS threshold in a low to high
transition to the point of the output crossing CMOS threshold in a low to high transition
Latch Disable to Output Low Delay - The propagation delay measured from the latch signal crossing the CMOS threshold in a low to high
transition to the point of the output crossing CMOS threshold in a high to low transition
Minimum Setup Time - The minimum time before the negative transition of the latch signal that an input signal change must be present in
order to be acquired and held at the outputs
Minimum Hold Time - The minimum time after the negative transition of the latch signal that an input signal must remain unchanged in
order to be acquired and held at the output
Minimum Latch Disable Pulse Width - The minimum time that the latch signal must remain high in order to acquire and hold an input signal
change
6

6 Page







SeitenGesamt 9 Seiten
PDF Download[ EL5283C Schematic.PDF ]

Link teilen




Besondere Datenblatt

TeilenummerBeschreibungHersteller
EL5283CDual and Window 8ns High-Speed ComparatorsElantec Semiconductor
Elantec Semiconductor
EL5283CYDual and Window 8ns High-Speed ComparatorsElantec Semiconductor
Elantec Semiconductor
EL5283CY-T13Dual and Window 8ns High-Speed ComparatorsElantec Semiconductor
Elantec Semiconductor

TeilenummerBeschreibungHersteller
CD40175BC

Hex D-Type Flip-Flop / Quad D-Type Flip-Flop.

Fairchild Semiconductor
Fairchild Semiconductor
KTD1146

EPITAXIAL PLANAR NPN TRANSISTOR.

KEC
KEC


www.Datenblatt-PDF.com       |      2020       |      Kontakt     |      Suche