|
|
PDF DLS8110 Data sheet ( Hoja de datos )
| Número de pieza | DLS8110 | |
| Descripción | Spirent DLS 8110 VDSL Bridged Tap Simulator | |
| Fabricantes | ETC | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de DLS8110 (archivo pdf) en la parte inferior de esta página. Total 2 Páginas | ||
|
No Preview Available !
Spirent DLS 8110 VDSL Bridged Tap Simulator
DLS 8110
Growing demand for high bandwidth multimedia
applications with integrated voice, data and video is
one of the primary drivers for VDSL technology, the
natural evolution from ADSL. To assist data rate
performance testing in VDSL chipset and modem
development, which are sensitive to bridged taps,
Spirent Communication has launched the DLS 8110
VDSL Bridged Tap Simulator. Used with the DLS 8100
(or the DLS 8111) VDSL Wireline Simulator, the
DLS 8110 helps to provide VDSL test loops that
include variable bridged taps with small increments.
Features
Variable, long bridged tap simulation
Flexible bridged tap(s) set-up
Continuous bandwidth
Sales Information Call
North America:
(800) 927 2660
International:
+33(0)1 61 37 2250
Spirent DLS Products
Tel: (613) 592 2661
Fax: (613) 592 0522
dls.spirentcom.com
Low noise floor
Multiple control interfaces
Remote control
Key Spirent partner
Benefits
The DLS 8110 simulates the TP1 (26 AWG) bridged tap that is variable from 0 to
250 feet in 10 foot increments. Long bridged taps are important in VDSL data rate
and BER (Bit Error Rate) performance testing. Increments as short as 10 feet allow
the testing to be very focused in identifying access device problems.
A basic VDSL loop simulation system includes a DLS 8100 chassis (or at least one
DLS 8111 chassis) and at least one DLS 8110 chassis. A DLS 8100 (or DLS 8111) +
a DLS 8110 system offers VDSL testloops with long variable bridged tap(s) in
smaller increments. This helps to provide complex loops beyond the current VDSL
standard T1E1.4/2001-009R2 and ITU-T G.993.1 (previously known as G.vdsl).
The DLS 8110 and DLS 8111 combination provides continuous bandwidth from DC
to 30 MHz that is essential for the testing of VDSL co-existing with voice and
ISDN application on the same twisted pair.
Passive component design approach allows attenuation, input impedance and
propagation delay of twisted pairs to be properly simulated while providing a low
noise floor.
IEEE or RS-232 interfaces allow for integration into a customer's test environment
and fully automated control.
The DLS 8110 is configured for North American VDSL (as well as other xDSL)
standards. All VDSL wireline, VDSL bridged tap, and noise impairment test cases
are easily selected via the DLS 1100 GUI or integrated into an automated testing
system via SCPI (Standard Commands for Programmable Interfaces) or Spirent
Communications' ScriptCenter.
The DLS 8110 VDSL Bridged Tap Simulator is a key component in the
comprehensive xDSL test and analysis solution offered by Spirent Communications
which includes its Smartbits, Adtech, Zarak and Hekimian products.
1 page | ||
| Páginas | Total 2 Páginas | |
| PDF Descargar | [ Datasheet DLS8110.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| DLS8110 | Spirent DLS 8110 VDSL Bridged Tap Simulator | ETC |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |