Datenblatt-pdf.com


DS3886A Schematic ( PDF Datasheet ) - National Semiconductor

Teilenummer DS3886A
Beschreibung BTL 9-Bit Latching Data Transceiver
Hersteller National Semiconductor
Logo National Semiconductor Logo 




Gesamt 11 Seiten
DS3886A Datasheet, Funktion
June 1998
DS3886A
BTL 9-Bit Latching Data Transceiver
General Description
The DS3886A is a higher speed, lower power, pin compat-
ible version of the DS3886.
The DS3886A is one in a series of transceivers designed
specifically for the implementation of high performance Fu-
turebus+ and proprietary bus interfaces. The DS3886A is a
BTL 9-Bit Latching Data Transceiver designed to conform to
IEEE 1194.1 (Backplane Transceiver Logic — BTL) as speci-
fied in the IEEE 896.2 Futurebus+ specification. The
DS3886A incorporates an edge-triggered latch in the driver
path which can be bypassed during fall-through mode of op-
eration and a transparent latch in the receiver path. Utiliza-
tion of the DS3886A simplifies the implementation of byte
wide address/data with parity lines and also may be used for
the Futurebus+ status, tag and command lines.
The DS3886A driver output configuration is an NPN open
collector which allows Wired-OR connection on the bus.
Each driver output incorporates a Schottky diode in series
with it’s collector to isolate the transistor output capacitance
from the bus, thus reducing the bus loading in the inactive
state. The combined output capacitance of the driver output
and receiver input is less than 5 pF. The driver also has high
sink current capability to comply with the bus loading re-
quirements defined within IEEE 1194.1 BTL specification.
Backplane Transceiver Logic (BTL) is a signaling standard
that was invented and first introduced by National Semicon-
ductor, then developed by the IEEE to enhance the perfor-
mance of backplane buses. BTL compatible transceivers
feature low output capacitance drivers to minimize bus load-
ing, a 1V nominal signal swing for reduced power consump-
tion and receivers with precision thresholds for maximum
noise immunity. The BTL standard eliminates settling time
delays that severely limit TTL bus performance, and thus
provide significantly higher bus transfer rates. The back-
plane bus is intended to be operated with termination resis-
tors (selected to match the bus impedance) connected to
2.1V at both ends. The low voltage is typically 1V.
Separate ground pins are provided for each BTL output to
minimize induced ground noise during simultaneous switch-
ing.
The unique driver circuitry meets the maximum slew rate of
0.5 V/ns which allows controlled rise and fall times to reduce
noise coupling to adjacent lines.
The transceiver’s high impedance control and driver inputs
are fully TTL compatible.
The receiver is a high speed comparator that utilizes a Band-
gap reference for precision threshold control, allowing maxi-
mum noise immunity to the BTL 1V signaling level. Separate
QVCC and QGND pins are provided to minimize the effects
of high current switching noise. The output is TRI-STATE®
and fully TTL compatible.
The DS3886A supports live insertion as defined in IEEE
896.2 through the LI (Live Insertion) pin. To implement live
insertion the LI pin should be connected to the live insertion
TRI-STATE® is a registered trademark of National Semiconductor Corporation.
power connector. If this function is not supported, the LI pin
must be tied to the VCC pin. The DS3886A also provides
glitch free power up/down protection during power sequenc-
ing.
The DS3886A has two types of power connections in addi-
tion to the LI pin. They are the Logic VCC (VCC) and the Quiet
VCC (QVCC). There are two Logic VCC pins on the DS3886A
that provide the supply voltage for the logic and control cir-
cuitry. Multiple connections are provided to reduce the ef-
fects of package inductance and thereby minimize switching
noise. As these pins are common to the VCC bus internal to
the device, a voltage delta should never exist between these
pins and the voltage difference between V CC and QVCC
should never exceed ±0.5V because of ESD circuitry.
When CD (Chip Disable) is high, An is in high impedance
state and Bn is high. To transmit data (An to Bn) the T/R sig-
nal is high.
When RBYP is high, the positive edge triggered flip-flop is in
the transparent mode. When RBYP is low, the positive edge
of the ACLK signal clocks the data.
In addition, the ESD circuitry between the VCC pins and all
other pins except for BTL I/O’s and LI pins requires that any
voltage on these pins should not exceed the voltage on VCC
+0.5V.
There are three different types of ground pins on the
DS3886A; the logic ground (GND), BTL grounds
(B0GND–B8GND) and the Bandgap reference ground
(QGND). All of these ground reference pins are isolated
within the chip to minimize the effects of high current switch-
ing transients. For optimum performance the QGND should
be returned to the connector through a quiet channel that
does not carry transient switching current. The GND and
B0GND–B8GND should be connected to the nearest back-
plane ground pin with the shortest possible path.
Since many different grounding schemes could be imple-
mented and ESD circuitry exists on the DS3886A, it is impor-
tant to note that any voltage difference between ground pins,
QGND, GND or B0GND–B8GND should not exceed ±0.5V
including power up/down sequencing.
The DS3886A is offered in 44-pin PLCC, and 44-pin PQFP
high density package styles.
Features
n Fast propagation delay (3ns typ)
n 9-BIT BTL Latched Transceiver
n Driver incorporates edge triggered latches
n Receiver incorporates transparent latches
n Meets IEEE 1194.1 Standard on Backplane Transceiver
Logic (BTL)
n Supports Live Insertion
n Glitch free Power-up/down protection
n Typically less than 5 pF Bus-port capacitance
n Low Bus-port voltage swing (typically 1V) at 80 mA
© 1999 National Semiconductor Corporation DS011458
www.national.com






DS3886A Datasheet, Funktion
Pin Description (Continued)
nected to the backplane ground). If the external ground floats considerably during transients, precautionary steps should be taken to prevent QGND from moving with
reference to the backplane ground. The receiver threshold should have the same ground reference as the signal coming from the backplane. A voltage offset between
their grounds will degrade the noise margin.
Note 12: The same considerations for ground are used for V CC in reducing lead inductance (see (Note 10) ). QVCC and VCC should be tied together externally. If
live insertion is not supported, the LI pin can be tied together with QV CC and VCC.
CD T/R LE RBYP ACK An Bn
HXX
X
XZH
LHX
H
XLH
LHX
H
XHL
LHX
LHX
L X X Bn0
L L-H H L
LHX
L L-H L
H
LLH X
XHL
LLH X
XLH
L L L X X An0 X
X = High or low logic state
Z = High impedance state
L = Low state
H = High state
L-H = Low to high transition
An0 = no change from previous state
Bn0 = no change from previous state
BTL = high and low state are nominally 2.1V and 1.0V, respectively.
TTL = high and low state are nominally 2.4V and 0.5V, respectively.
Package Thermal Characteristics
Linear Feet per
Minute Air
Flow (LFPM)
0
225
500
900
θ JA (˚C/W)
44-Pin 44-Pin
PQFP PLCC
82 45
68 35
60 30
53 26
Note 13: The above values are typical values and are different from the Absolute Maximum Rating values, which include guardbands.
www.national.com
6

6 Page







SeitenGesamt 11 Seiten
PDF Download[ DS3886A Schematic.PDF ]

Link teilen




Besondere Datenblatt

TeilenummerBeschreibungHersteller
DS3886ABTL 9-Bit Latching Data TransceiverNational Semiconductor
National Semiconductor
DS3886ADS3886A BTL 9-Bit Latching Data Transceiver (Rev. D)Texas Instruments
Texas Instruments
DS3886AVBTL 9-Bit Latching Data TransceiverNational Semiconductor
National Semiconductor
DS3886AVFBTL 9-Bit Latching Data TransceiverNational Semiconductor
National Semiconductor

TeilenummerBeschreibungHersteller
CD40175BC

Hex D-Type Flip-Flop / Quad D-Type Flip-Flop.

Fairchild Semiconductor
Fairchild Semiconductor
KTD1146

EPITAXIAL PLANAR NPN TRANSISTOR.

KEC
KEC


www.Datenblatt-PDF.com       |      2020       |      Kontakt     |      Suche